πŸ“ž +91-7667918914 | βœ‰οΈ ijireeice@gmail.com
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2321-2004ISSN Print 2321-5526Since 2013
IJIREEICE meets the suggestive parameters outlined in the latest University Grants Commission (UGC) for peer-reviewed journals, ensuring high standards of research integrity, publication ethics, and academic excellence.
← Back to VOLUME 4, ISSUE 5, MAY 2016

Realization of Reconfigurable Architecture For Efficient and Scalable Orthogonal Approximation of DCT

Shiva Kumara B, Anil N.S

πŸ‘ 1 viewπŸ“₯ 0 downloads
Share: 𝕏 f in ✈ βœ‰
Abstract: This paper exhibits a summed up recursive calculation to acquire orthogonal estimation of DCT where a surmised DCT of length N could be gotten from a couple of DCTs of length (N/2) at the expense of N increments for info pre-handling. It performs recursive inadequate framework deterioration and makes utilization of the symmetries of DCT premise vectors for determining the proposed guess calculation. Proposed calculation is profoundly versatile for equipment and programming usage of DCT of higher lengths, and it can make utilization of the current estimation of 8- point DCT to get inexact DCT of any force of two length, N>8 .This paper exhibit that the proposed guess of DCT gives equivalent or better picture and video pressure execution than the current estimation techniques. One exceptionally intriguing component of the proposed configuration is that it could be designed for the calculation of a 32-point DCT or for parallel calculation of two 16-point DCTs or four 8-point DCTs with a peripheral control overhead. The proposed engineering is found to offer numerous points of interest as far as equipment many-sided quality, consistency and particularity. This Proposed System Implemented utilizing Verilog HDL and Simulated by Modelsim 6.4 c and Synthesized by Xilinx apparatus. The proposed framework executed in FPGA Spartan 3 XC3S 200 TQ-144.

Keywords: Realization, Discrete cosine transform (DCT), Scalable, Efficient.

How to Cite:

[1] Shiva Kumara B, Anil N.S, β€œRealization of Reconfigurable Architecture For Efficient and Scalable Orthogonal Approximation of DCT,” International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE), DOI: 10.17148/IJIREEICE.2016.45115

Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.