πŸ“ž +91-7667918914 | βœ‰οΈ ijireeice@gmail.com
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2321-2004ISSN Print 2321-5526Since 2013
IJIREEICE meets the suggestive parameters outlined in the latest University Grants Commission (UGC) for peer-reviewed journals, ensuring high standards of research integrity, publication ethics, and academic excellence.
← Back to VOLUME 4, ISSUE 5, MAY 2016

Design and Implementation of ALU Using FinFETs: A Review

Manasa Madhusoodanan, Shankar B B, Praveen J, Raghavendra Rao A

πŸ‘ 1 viewπŸ“₯ 0 downloads
Share: 𝕏 f in ✈ βœ‰
Abstract: An Arithmetic logic Unit (ALU) is the heart of all microprocessors. It performs logical or arithmetic operations. The principal limitations in scaling the bulk CMOS are short channel effects, sub-threshold leakage and gate-dielectric leakage. FinFET has an excellent control on short channel effects within the sub-micron regime as a result growing the probability to scale down the transistor. In this paper, an 8-bit ALU that performs basic logical and arithmetic operations has been designed using FinFET structures and leakage power has been studied and compared with MOSFET structure. The simulation is carried out using TANNER EDA tools.

Keywords: FINFET, Leakage Power, Back Biasing, Independent gate circuit.

How to Cite:

[1] Manasa Madhusoodanan, Shankar B B, Praveen J, Raghavendra Rao A, β€œDesign and Implementation of ALU Using FinFETs: A Review,” International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE), DOI: 10.17148/IJIREEICE.2016.4519

Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.