πŸ“ž +91-7667918914 | βœ‰οΈ ijireeice@gmail.com
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2321-2004ISSN Print 2321-5526Since 2013
IJIREEICE meets the suggestive parameters outlined in the latest University Grants Commission (UGC) for peer-reviewed journals, ensuring high standards of research integrity, publication ethics, and academic excellence.
← Back to VOLUME 5, ISSUE 3, MARCH 2017

Design and Analysis of Low Power Track and Hold Circuit using 32 nm Technology

Smita D. Waghmare, Dr. U. A. Kshirsagar

πŸ‘ 1 viewπŸ“₯ 0 downloads
Share: 𝕏 f in ✈ βœ‰
Abstract: This Paper introduces module of conventional track and hold circuit, differential track and hold circuit and two stage track and hold circuit using Microwind 3.1 VLSI Backnend Software. A very fast and linear T & H circuit is the key element in any modern wideband data acquisition system. Applications like a cable-TV or a broad variety of different radio standards require high processing speeds with high resolution. The results came from the proposed module shows the circuit made in 32nm technology consumed less power which is 9.083 uW for conventional track and hold circuit. 5.107 uW for Differential track and hold circuit and 76.30 uW .

Keywords: Track and Hold circuit, low power consumption, low chip area, sampling switch.

How to Cite:

[1] Smita D. Waghmare, Dr. U. A. Kshirsagar, β€œDesign and Analysis of Low Power Track and Hold Circuit using 32 nm Technology,” International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE), DOI: 10.17148/IJIREEICE.2017.5333

Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.