Design and Analysis of 8T CMOS SRAM cell

Abstract: This paper addresses to enhance the stability of8T SRAM bitcell by lowering its leakage power. Scaling down of process parameters such as supply voltage affects the Read ability and Write stability of the cell. As number of transistors on chip increases power dissipation also increases and as a result of this stability of the cell gets affected. This paper aims at reducing the leakage power and improving the static noise margin of the cell. Static Noise Margin (SNM) is defined as the maximum amount of noise that a circuit can withstand at its input without causing any change in its output. Cadence Virtuoso tool was used for simulation and simulations were done using 180nm technology model file. Keywords: SNM, Cadence Virtuoso, 6T, 8T, leakage power, stability, Read margin, Write margin.