

Performance Analysis of Power Gating designs in Low Power VLSI Circuits

V.Thamizharasan¹, J. Nivetha²

Assistant professor, Department of ECE, Erode Sengunthar Engineering college, Perunthurai, Erode¹

M.E – Applied Electronics, Erode Sengunthar Engineering College, Perunthurai, Erode²

Abstract: The growing market for battery- powered mobile electronic systems (e.g., cellular phones, personal digital assistants, etc.) requires the design of micro-electronic circuits with low power dissipation. As the density and complexity of chips continue to increase, the challenge of dissipating power could limit the functionality of computer systems. Especially the nonometer level. Power dissipation uses approximately 35% of the power of the chip. The purpose of this project is to analyze the performance of one of the most reliable approaches to low power design called "Power Gating". The emphasis is only on nanoscale CMOS devices, as this technology is the most widely adopted in current VLSI systems.

I. INTRODUCTION

The optimal design and implementation of sleep transistors is crucial for a successful power synchronisation design. Particular considerations apply to the conception of sleep transistors. Few of them are sleep transistor door length, width and optimizing body polarization for area, leakage and efficiency. When synchronizing power, standby transistors are used as switches to cut power to parts of a standby design. The header switch is implemented by the PMOS to monitor the supply of V_{dd}. The PMOS transistor has fewer leaks compared to the NMOS transistor of the same size. The disadvantage of the header switch is that PMOS has lower drive current than NMOS of the same size. As a consequence, a header switch implementation typically consumes more surface than a footer switch implementation. The footer is operated by the NMOS transistor to control the VSS power supply. The advantage of the foot switch is the high drive and hence a smaller area. However, NMOS, PMOS and sleep transistors become more sensitive to floor noise. Figures 1 and 2 give an example of a sleep transistor and a network of distributed sleep transistors.




Figure 1: A Power Gating Structure.




Figure 2: A DSTN Structure

When implementing sleeper transistors in CMOS circuits, performance is better when they are interconnected to form a network. There is much such architecture whose most notable structure is the distributed sleep transistor network (DSTN). a network of sleep gateways distributed within a cluster are connected to the sleep transistor through virtual grounding threads. The. where the sleep transistor is connected to logical gates is referred to as tapping point. By adding more threads to form a mesh containing all the virtual earthing threads, we get the DSTN structure. Because of leak- reduction techniques, the power-release technique has become one of the most effective methods. nanoscale, sleep transistor programming plays a vital role in reducing circuit leakage power. Here a new scheduling method for the sleep transistors has been designed and I have attempted to compare the performance of various power gating designs at 65nm scale by implementing the design on conventional 4-bit BCD adder.

II. CONVENTIONAL CMOS 4- BIT BCD ADDER

BCD is a binary-encoded decimal. This is another method used to represent decimals in the digital circuitry. Because all digital circuits must display the results digitally, this circuit is unavoidable in any digital circuit. In BCD, many types of codes are used for conversion; but the 8 - 4 - 2 - 1 is the most common code.

8 - 4 - 2 - 1 code indicates the weight of each bit in the following order:

$2^3 - 2^2 - 2^1 - 2^0$.

For example, consider the decimal number: 9342. This value can be converted into binary shape using 8-4-2-1 BCD as follows:

9342 = 1001 0011 0100 0010
 9 3 4 2

To implement a 4-bit BCD adder, two 4-bits are required. Full adders, one to add two 4bit BCD numbers and the other. Full adder to add the complement of 2 results greater than 9. at the result if carry is generated. Also we need 2 AND gates and a OR gate to generate the portage signal.




Figure 3: A 4 bit BCD adder.

The scheme of a 4-bit BCD CMOS addendum designed using. HCSO 3.1 is shown in Figure 4.




Figure 4: Schematic of 4 bit BCD adder

III. POWER GATED 4-BIT BCD ADDER DESIGN

A. 4-BIT BCD Adder Power Gated With DSTN

In a network of distributed sleep transistors, the doors of a group are linked to the sleep transistor by virtual earth wires. The location where the sleep transistor is connected to the logical doors is called the tapping point. By adding more leads to form a mesh containing all the virtual grounding leads, we get the DSTN structure. When designing the DSTN for the BCD adder, two sleep transistors are placed for each complete circuitry. One for the total circuit and one for the portage circuit. The sleep transistor within each complete adder forms one cluster. The sleep transistors present in each beam are connected across a single line that is called "Virtual Ground". The virtual earth line is energized through an external sleep signal. The diagram of the BCD adder designed with the DSTN power synchronisation structure is shown in the figure




Figure 5: Bit BCD adder power gated with DSTN.

B. 4-BIT BCD Adder With Clock Gated Power Gating

In the synchronous power synchronization structure, an internal clock signal is used to excite standby transistors in the BCD circuit. The clock frequency depends in part on the mean delay that occurs in the circuit. The clock speed is predetermined as a function of the propagation speed of the intermediate results between the logical clusters in the circuit. The diagram of the BCD addendum with synchronized power synchronization is given in Figure 6. These circuits are designed to a 65nm scale. The sleep transistors used are designed for a higher WIL ratio than those used in the BCD adder




Figure 6: 4-bit bcd adder with clock gated power gating

IV. SIMULATION RESULTS

In this section I've described the simulation results. generated by using DSCH3.1. First, let's take it. output for the scheme designed using DSCH 3.1. Then we convert the scheme into layout using the network list and.Develop the design of the development. The layout for us. obtain different circuit characteristics such as V-I. characteristics. Diagram 7 shows the exit from.

BCD traditional adder and 8 displays the output of the. Proposed Power Synchronized BCD Adders.




Figure 7: Output of conventional CMOS 4- bit BCD adder.




Figure 8: Output of power gated 4-bit BCD adder.

V. VI CHARACTERISTICS

The V-I features of the circuits designed above. Are produced using the Microwind layout tool. It appears that. the frequency of the voltage surge is reduced to a maximum. The range when we use power synchronization structures. The VI feature of a 4-bit BCD CMOS adder is shown in the figure 9. The Figures 10 and 11 show the VI characteristics of the circuitry implemented with DSTN and Clock Gated. Structures respectively.




Figure 9: Chaacteristics of conventional 4-bit BCD adder




Figure 10: VI characteristics of 4-bit BCD adder power gated With DSTN.




Figure 11: VI characteristics of 4-bit BCD adder with clock gated Power gating.

In the graphs above, the voltage is shown below and the current values are shown at the top of the graph.

VI. PERFORMANCE ANALYSIS

A. Power Analysis

Based on the values of the drain current and voltage in the circuit, the power consumed by each circuit is computed and listed in Table 1. The power consumption of the synchronized circuit is below that of the normal circuit. In addition, it is found that the timed synchronized power synchronization design works better than the DSTN design. The power consumed (in mW) per circuit.

S. No	Time (ns)	Power Consumed(in μW)		
		Conventional BCD adder	BCD adder (DSTN)	BCD adder (Clk gated)
1	0.1	0.514	0.5292	0.529
2	0.2	0.6625	0.55592	0.5559
3	0.3	0.1624	0.0986	0.0864
4	0.4	0.00312	0.0311	0.01071
5	0.5	0.0371	0.00441	0.000234
6	6	0.00265	0.000856	0.000051

Table I: Power consumed conventional multiple adder power gating.

A graphic is drawn with the above values. They provide a comparison of the performance of the power gated circuits at scale. The average consumption of each circuit is also indicated. The design performance of the synchronized clock is considered optimal and it functions better than DSTN.




Figure 12: Power Consumed by conventional 4-bit BCD Adder, BCD adder with DSTN & Clock gated 4-Bit BCD adder.




Figure 13: Average power consumption.

B. Delay Analysis

The Delay Analysis is performed to calculate the delay occurring on the circuits designed above. This allows us to determine the time range for sleep transistor excitation. The results from the late analysis are presented below. at different times is calculated.

S No	Circuit	Delay (in ps)	Power Delay Product(μ J)
1	Conventional BCD adder	82.50	11.846
2	BCD adder(DSTN)	77.15	7.846
3	BCD adder(Clock gated)	72.36	6.138

Table 2: Comparison of Delay and Power delay product of conventional BCD adder, BCD Adder with Clock gated power gating

VII. CONCLUSION

The sleep transistor is designed at the 65 nm scale and implemented in power synchronisation designs. The power sync concepts discussed in this project are DSTN sync and Clock. The sleep transistors in each cluster is connected by means of daisy chain implementation which provides enough time for the results to propagate from one cluster to the other, thus synchronizing the circuit operation with triggering of sleep transistors.

The clock synchronization method is introduced into the power synchronization design, which provides additional control on the excitation process of sleep transistors. Finally, the performances of the DSTN and Clock Gating are compared in terms of circuit energy consumption and overvoltage current. According to the results, the power synchronization design is more efficient than DSTN circuits designed at the 65 nm scale.

REFERENCES

- [1] Abdullah A, Fallah F, and Pedram M, (Jan. 2007) "A robust power-gating structure and power mode transition strategy for MTCMOS design" IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 15, No.1, pp. 80-89.
- [2] Chang H, Lee C, and Sapatnekar S.S, (2005) "Fullchip analysis of leakage power under process variations including spatial correlations" in Proc. Des. Autom. Coni (DAC), pp. 523-528.
- [3] Chen Y.T, Juan L.C, Chang S.C, (2007) "An efficient wake-up schedule during power mode 693 Proceedings of 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies (ICSCCN 2011) transItIOon considering spurious glitches phenomenon" in Proc. Int. Coni Comput.-Aided Des. (ICC AD), pp. 777- 782.
- [4] Designing Low-Power Circuits: Practical Recipes by Luca Benini Giovanni De Micheli Enrico Macii.
- [5] Howard D, Shi K (2006), "Sleep transistor design and implementation Simple concepts yet challenges to be optimum" in Proc.VLSI-DAT, pp. 1-4.
- [6] Long .C and He .L , "Distributed sleep transistor network for power reduction," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 9, pp. 937-946, Sep. 2004.
- [7] Long .C, Xiong .L, and He .L, "On optimal physical synthesis of sleep transistors," ill Proc. ISPD, 2004, pp. 156-161.
- [8] Pan Z.D, Ramalingam A, Devgan A, (Apr 2007) "Wake-up scheduling in MTCMOS circuits using successive relaxation to millimize ground bounce" ASP J. Low Power Electron. (JOLP), Vol. 3, No. 1, pp. 25-38.s 9.
- [9] Shi .K and Howard. D, "Sleep transistor design and implementation- Simple concepts yet challenges to be optimum," ill Proc. VLSI- DAT, 006
- [10] Uyemura .J.P , Introduction to VLSI Circuits and Systems. New York: Wiley, 2002.
- [11] V .Thamizharasan and V .Parthipan, "An Efficient VLSI Architecture for FIR Filter using Computation Sharing Multiplier," Int.J. of Computer applications, Vol. 54, no.14, pp.1-6, Sep.2012.
- [12] V.Thamizharasan and N.Kasthuri, "High- Speed Hybrid Multiplier Design Using a Hybrid Adder with FPGA Implementation," in IETE Journal of Research, pp. 1-9, Apr.2021.
- [13] V.Thamizharasan and N.Kasthuri, "Design of Proficient Two operand adder using Hybrid Carry Select adder with FPGA implementation, pp. 1- 14, May.2022.
- [14] V.Thamizharasan and N.Kasthuri, "FPGA implementation of high performance digital FIR filter design using a hybrid adder and multiplier, pp. 1-21, July.2022