

IMPACT OF DIFFERENT CHANNEL MATERIALS ON LOW POWER PERFORMANCE OF TFET

Tanushree Saha¹, Jayabrata Goswami², Rupanjana Chattopadhyay³, Anuva Ganguly⁴

^{1,3}Techno Engineering College, Banipur, Habra, 24 P.G.S (N)

²Netaji Subhas Open University, Kolkata, India

⁴Dr Sudhir Chandra Sur Degree Engineering College, Dumdum, Kolkata, India

Abstract: Modeling and Simulation are achieved to plan a P-type Tunnel Field Effect Transistor (PTFET) utilizing various channel materials such as Si, Ge and Graphene Nanoribbon (GNR) for better DC performance. The energy band diagrams and surface potential of the transistor for each channel material are obtained for both on and off states from the solution of one dimensional Poisson equation by using indigenously developed software for simulation of the device properties. The results show that both on-current and on-off current ratio are found better in TFET with GNR as channel material other than Si and Ge as channel material. In this way GNR TFETs are good device for low power digital system.

Keywords: PTFET, GNR, On-Off current ratio

1. INTRODUCTION

Metal oxide field effect transistor can be reduced in size to attain high packing density and on current. In any case the sub-threshold slope of metal oxide field effect transistor cannot be reduced underneath the thermionic constrain of 60mV/decade [1]. Thus, it gets to be troublesome to decrease the off state leakage current underneath a certain restrain. In this regard Tunnel Field Effect Transistors (TFETs) are exceptionally favorable devices where interband tunneling appears. It lowers the sub-threshold swing underneath 60mV/decade with higher on-off current ratio and lower off state leakage current. Since germanium (Ge) has smaller energy band gap (E_G) than Si, Ge can be utilized to extend the ON state current [2] as channel material in TFET. Higher off-state leakage current in Ge TFETs than Si TFETs leads to lower on-off current ratio. The graphene as nano-ribbon (GNR) can be used as one-dimensional channel material in TFETs to increase the on-state current. Therefore GNR makes an improvement in on-off current ratio and sub-threshold swing with width-tunable bandgap and lower supply voltage. Later research works shows that GNR with tunable ribbon width has smaller E_G which improves the on-current (I_{on}) and significantly decrease the leakage current (I_{off}) [3], [4]. This paper is proposed to discuss comparative analysis of TFET using different channel materials like Si, Ge and GNR with respect to low power performance parameters.

Device Structure




Fig 1. The structure of GNR PTFET

The structure of P-type GNR TFET is appeared in Fig.1. The TFET has exceedingly doped source (n+), channel (p+) and drain (p+) sides. One-dimensional Poisson equation for the device is numerically illuminated to get the energy band profile for both on, off condition and surface potential. The channel is completely depleted within the off state at $V_{gs}=0V$. Within this work, the oxide thickness is chosen as 2nm. The Y_2O_3 is the gate oxide material.

The channel length and ribbon width for GNR PTFET are taken to be 20nm and 4 nm respectively following the recent trend of ITRS (International Technology Roadmap for Semiconductors).

The 1-D Poisson’s Eqn.[1] for surface potential, $\phi_{surf}(x)$ is given below:

$$\frac{d^2 \phi_{surf}(x)}{dx^2} - \frac{\phi_{surf}(x) - V_{GS} - V_{bi}}{\lambda^2} = - \frac{q\rho(x)}{\epsilon_{GNR}} \tag{1}$$

Where V_{bi} is the built-in potential, $\phi_{surf}(x)$ is the surface potential at position x , V_{GS} is the gate to source potential, λ is the screening length of the device, $\rho(x)$ is the whole charge density and ϵ_{GNR} is the permittivity of GNR. Local interband tunneling mechanism occurs in the present study. Graphene nanoribbon is prepared by cutting 2-dimensional graphene sheet in restrain stripes generate sidelong detainment and width tunable bandgap. GNR has high mobility. The dependence of band gap of GNR with ribbon thickness is clarified below [5].

$$E(n, k_x) = s\eta v_F \sqrt{k_x^2 + k_n^2} \tag{2}$$

Where v_F is the Fermi velocity of carrier 10^6 m/s, \hbar is the reduced Planck’s constant, k_n is the wave vector related to nth subband of the device, and the value of s is ± 1 of the device.

The k_n is given by

$$k_n = n\pi/3w_{GNR} \tag{3}$$

Where $n = \pm 1, \pm 2, \pm 3, \pm 4, \dots$ and w_{GNR} is the ribbon width.

The electron momentum is $\hbar k$. Therefore the band gap energy of GNR is written as

$$\xi_G = \xi_C - \xi_V = \xi_{S=+1} - \xi_{S=-1} = \frac{2\pi\eta v_F}{3w_{GNR}} \tag{4}$$

The ribbon width w_{GNR} and Fermi velocity (v_F) as appeared in Eqn. (4)

The screening length λ is written as [6]

$$\lambda = \sqrt{\left(\frac{\epsilon_{GNR}}{\epsilon_{OX}}\right) t_{GNR} t_{ox}} = \sqrt{t_{GNR} t_{ox}} \tag{5}$$

Where t_{ox} and t_{GNR} are the thickness of gate oxide and GNR separately. The permittivities of gate-oxide and GNR are ϵ_{OX} and ϵ_{GNR} . The dielectric constant of high-k dielectric material (Y_2O_3) used as gate oxide of TFET is known to be 16. To shrink the gate leakage current from gate to channel the high-k dielectric material is used as gate oxide of the device. Several framework GNR PTFET like On-Off current ratio, sub-threshold swing, etc. are obtained and optimized for better digital low power application by changing the device channel length, ribbon width and gate oxide thickness.

2. RESULTS AND DISCUSSION

Therefore energy band profile for the designed GNR PTFET within the off state ($V_{GS} = 0V$) and on state ($V_{GS} = -0.1 V$, $V_{DS} = -0.1 V$) are appeared in Figs. 2(a) and 2(b) separately comparing to the values of and as 4nm and 20nm separately. The Fermi energy levels (E_F) within the band graphs for both the Off and On states of the device are moreover appeared.




Fig.2 Energy band diagrams for a GNR PTFET in the (a) Off-state and (b) On-state

The drain current versus V_{gs} curve of the device for various channel materials is appeared in Fig.3




Fig.3 On Current versus V_{gs} curve of PTFET for various channel materials

Fig. 3 indicates that PTFET with GNR as channel material having 20 nm channel length would provide highest on state current as compared to other TFETs at $V_{gs} = -0.1$ V.




Fig.4 On-OFF current ratio for various channel material

Fig 4 appeared the On-Off current ratio vs (V_{gs}) for various channel materials. On-Off current ratio is found to be highest in GNR TFET with respect to Si and Ge TFETs. The On-Off current ratio is found to be 210 at $V_{gs} = -0.1$ V in GNR PTFET. The sub-threshold swing (SS) of the optimized GNR PTFET is found to be 8mV/decade at $V_{gs} = -0.1$ V. The On-Off current ratio is much less for Ge and Si TFETs i.e. 49 and 25 at $V_{gs} = -0.1$ V

CONCLUSION

A P-type TFET with Si, Ge and GNR as channel materials is optimized by way of modeling and simulation by employing a MATLAB based design computer program for investigation of their low power device circuit design. It is found that PTFET with one dimensional graphene nanoribbon as channel material gives superior performance as respects on-current and on-off current proportion compared to PTFETS utilizing other channel materials. Hence GNR TFETs are promising following era devices for low power device design.

REFERENCES

1. R. Dutta, T.D. Subash, & N. Paitya; “DC Performance Analysis of III-V / Si Heterostructure Double Gate Triple Material P-i-N Tunneling Graphene Nanoribbon FET Circuits with Quantum Mechanical Effects”, doi: 10.1007/s10825-020-01649-5, ISSN: 1572-8137, J. of Computational Electronics., Vol. 20, No. 2, pp. 855-863 (2021).
2. R. Dutta, S. C. Konar, & N. Paitya; “Influence of Gate and Channel Engineering on Multigate Tunnel FETs: A Review”, doi: 10.1007/978-981-13-8687-9_31, Computational Advancement in Communication Circuits and Systems. Lecture Notes in Electrical Engineering (LNEE) – Springer, Vol. 575, pp. 345-355 (2018).
3. Q. Zhang, T. Fang, H. Xing, A. Seabaugh, and D. Jena, “Graphene nanoribbon tunnel transistors,” IEEE Electron Device Lett., vol. 29, no. 12, pp. 1344–1346, Dec. 2008
4. R. Dutta, N. Paitya, & T.D. Subash; “Electric Field and Surface Potential Analytical Modeling of Novel Double Gate Triple Material P-i-N Tunneling Graphene Nano Ribbon FET (DG-TM-PiN-TGNFET)”, doi:10.1007/s12633-020-00474-6, ISSN: 1876-9918, Silicon, Vol. 13, No. 3, pp. 719-727 (2020)..
5. Tian Fang, Aniruddha Konar, Huili Xing, and Debdeep Jena, “Carrier statistics and quantum capacitance of graphene sheets and ribbons,” Appl. Phys. Lett., vol. 91, no.092109, p.1-3, 2007.
6. Ran-Hong Yan, Abbas Ourmazd, and Kwing F. Lee, “Scaling the Si MOSFET: From Bulk to SOI to Bulk,” IEEE Electron Device” .,vol. 39, no. 7, pp. 1704-1710,July. 1992