



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 9, Issue 7, July 2021

DOI 10.17148/IJIREEICE.2021.9709

Verification of Advanced Extensible Interface (AXI) Bus using UVM Methodology

Madhura M C¹, Bhagya², Deepika M³, Manjushree R⁴, Nisarga D⁵

B.E Student, Dept. of ECE, East West Institute of Technology, Bangalore, India^{1,3,4,5}

Associate Professor, Dept.Of ECE East West Institute of Technology, Bangalore, India²

Abstract: To speed up SoC integration and promote IP reusability, many bus-based communication architecture standards have emerged over the past several years. Verification of complex System-on-Chip (SoC) designs demands the need for a highly reusable testbench. The existing methodologies are Open Verification Methodology (OVM), Verification Methodology Manual (VMM) and many other which are tool dependent and not have greater flexibility for development of testbench. Universal Verification Methodology (UVM), the proposed one provides a class library for building advanced reusable verification environment. Advanced Extensible Interface (AXI) which is the most commonly used bus protocol is verified using UVM methodology. This paper also presents the different verification strategies such as Assertion based, Coverage driven, Random functional, Static functional, Dynamic functional and Equivalence Verification Simulation is performed using Questsim tool.

Keywords: SoC, UVM, AXI

I.INTRODUCTION

Integrated circuits have entered the era of System-on-a-Chip (SoC). SoC refers to integration of more different function IP's. The designers simply integrate their owned IPs with third party IPs into the SoC to significantly reduce design cycles. Now the common problem is communication among IP's. The interfaces to these IP's differs from company to company. AXI is the most commonly used on chip bus protocols in the day-to-day high performance System On Chip (SOC's)

The AMBA AXI protocol is a standard bus protocol and most of the semiconductor companies design supports AXI bus interface. AXI protocol is a complex protocol because of its ultra-high-performance. It is a part of Advanced Microcontroller Bus Architecture (AMBA) developed by ARM Company. It is suitable for memory controllers with high initial access latency. AXI-UVM has separate address/control and data phases. It supports multiple outstanding addresses without order response supports for unaligned data transfers using byte strobes instead of supporting burst based transactions with only start address issued. It provides high-frequency operation without using complex bridges to meet the interface requirements of a wide range of components.

Nowadays, verification engineers are more compared to designers, with the ratio reaching 2 or 3 to one for the most complex designs. Therefore an efficient verification environment is needed which most is challenging for complex protocols. This can be easily verified using the UVM and can also be reused for other IPs. The Universal Verification Methodology (UVM) offers base class libraries for developing reusable, robust and scalable test benches. An UVM testbench is composed of reusable verification components such as monitor, agent, driver, sequencer and environment which helps verification engineer to find more bugs earlier in the design process.

II.PROBLEM STATEMENT

Exponentially increasing complexity of chips particularly SOC's made verification more challenging. Verification takes the lion's share of the ASIC design cycle. ASIC verification & simulation need to take place for the sustainability of functions in the device. Today, verification has reached the stage where conventional direct testing methods are no longer useful.

The tools and techniques to be used have to be decided upon early in the design cycle to get the best value for the new verification methods. Use of reusable standards in verification which is the proposed one reduces the time required to build and verify the SOC infrastructure which shortens the overall risk associated with the design as in

III. DESIGN AND IMPLEMENTATION

AXI is a burst based protocol. The AXI architecture describe an interface between a single AXI master and AXI slave, representing IP cores that exchange information with each other. Multiple memory-mapped AXI masters and slaves can be connected together using a structure called an Interconnect block.

➤ 2 Read channels

Copyright to IJIREEICE

IJIREEICE

IJIREEICE



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 9, Issue 7, July 2021

DOI 10.17148/IJIREEICE.2021.9709

- Read address
- Read data
- ➤ 3 write channels
- Write address
- Write data
- Write response
- separate address/control and data phases
- uses burst-based transactions with only the start address issued
- separate read and write data channels, that can provide low-cost Direct Memory Access (DMA)
- support for issuing multiple outstanding addresses and out-of-order transaction completion
- permits easy addition of register stages to provide timing closure
- is suitable for high-bandwidth and low-latency designs
- provides high-frequency operation without using complex bridges
- meets the interface requirements of a wide range of components
- is suitable for memory controllers with high initial access latency
- provides flexibility in the implementation of interconnect architecture

III.VERIFICATION APPROACH

Exponentially increasing complexity of chips particularly SOC's made verification more challenging. Verification takes the lion's share of the ASIC design cycle. ASIC verification & simulation need to take place for the sustainability of functions in the device. Today, verification has reached the stage where conventional direct testing methods are no longer useful.

The tools and techniques to be used in a project have to be decided upon early in the design cycle to get the best value for the new verification methods. Use of reusable standards in verification which is the proposed one reduces the time required to build and verify the SOC infrastructure which shortens the overall risk associated with the design. Thus, the new reusable methodologies and different verification strategies used are-

- Coverage driven Verification
- Assertion based Verification
- Random functional verification
- Dynamic functional verification
- Static functional verification







International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

IJIREEICE

Vol. 9, Issue 7, July 2021

DOI 10.17148/IJIREEICE.2021.9709



V. EXPERIMENTAL RESULTS





Covergroups					
File Beelmeete Mindau Hale					
File Bookmarks Window Fielp					
2 Covergroups		1.4			
	2 🔘 - 🚧	二日二日 日本 () · #4		
Whinne	Class Turns	Courses	Ceal	N. of Corl Status	Technologi
* Invanie	Class Type	Coverage	Goal	% of Goal Status	Included
- /axi_backage/axi_monitor	axi monitor	100.0%	100	100.0%	
	axi_monitor	100.0%	100	100.0%	
	axi_monitor	100.0%	100	100.0%	- ×
The CVP COV OTDUAWLEN	axi monitor	100.0%	100	100.0%	
+- CVP cov grp::AWSIZE	axi monitor	100.0%	100	100.0%	
+- CVP cov_grp::AWBURST	axi_monitor	100.0%	100	100.0%	~
CVP cov_grp::AWVALID	axi_monitor	100.0%	100	100.0%	
+ CVP cov_grp::AWREADY	axi monitor	100.0%	100	100.0%	
EVP cov_grp::WID	axi_monitor	100.0%	100	100.0%	
EVP cov_grp::WRITE_DATA	axi_monitor	100.0%	100	100.0%	
CVP cov_grp::WLAST	axi_monitor	100.0%	100	100.0%	- V
EVP cov_grp::WVALID	axi_monitor	100.0%	100	100.0%	
EVP cov_grp::WREADY	axi_monitor	100.0%	100	100.0%	\sim
EVP cov_grp::BID	axi_monitor	100.0%	100	100.0%	
EVP cov_grp::BRESP	axi_monitor	100.0%	100	100.0%	
CVP cov_grp::BVALID	axi_monitor	100.0%	100	100.0%	
EVP cov_grp::BREADY	axi_monitor	100.0%	100	100.0%	
CVP cov_grp::ARID	axi_monitor	100.0%	100	100.0%	
CVP cov_grp::ARADDR	axi_monitor	100.0%	100	100.0%	
CVP cov_grp::ARLEN	axi_monitor	100.0%	100	100.0%	
CVP cov_grp::ARSIZE	axi_monitor	100.0%	100	100.0%	
CVP COV_grp::ARBORS1	axi_monitor	100.0%	100	100.0%	×.
	axi_monitor	100.0%	100	100.0%	×.
	axi_monitor	100.0%	100	100.0%	
	axi_monitor	100.0%	100	100.0%	
E CVP cov. grp::PPESP	axi monitor	100.0%	100	100.0%	
E CVP cov group I AST	axi monitor	100.0%	100	100.0%	
+ CVP cov grp::RVALID	axi monitor	100.0%	100	100.0%	
CVP cov_grp::RREADY	axi_monitor	100.0%	100	100.0%	~
CROSS COV grp::AWADDR W	axi monitor	100.0%	100	100.0%	
+- CROSS cov grp::ARADDR R	axi monitor	100.0%	100	100.0%	
INST Vaxi_package::axi_mon	-	100.0%	100	100.0%	

Fig: Functional Coverage





International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

IJIREEICE

Vol. 9, Issue 7, July 2021

DOI 10.17148/IJIREEICE.2021.9709

ass_top/ntf/W/V_ID_CHECK	SVA	1	off	30	1 Uninsted	1	100%		0	80	20 ns	30
A Jak top/ntf/AW_ADDR_CHECK	SVA	1	off	30	1 Unimited	1	100%	1	0	80	-20 ms	30
A /axi_top/intf/All/_LEN_CHECK	SVA	1	off	30	1 Unimited	1	103%		0	80	20 ms	30
A jaxi_top/intf/All/_SZE_CHECK	SVA	1	Off	30	1 Unlimited	1	100%		0	80	20 ms	30
A Jaxi top/intf/All/ BURST_CHECK	SVA	1	Off	30	1 Uninsted	1	100%		0	80	20 ms	30
A Jak top int/ AN VALID CHECK	SVA	1	Off	15	1. Unlimited	1	100%	1	0	80	20 ms	30
A Jan top/ntf/W_DATA_CHECK	SVA	1	off	45	1 Unimited	1	100%	1	0	160	20 ms	45
A Jaxi_top/intf/W_LAST_CHECK	SYA	1	Off	45	1 Unlimited	2	100%		0	160	20 ms	-45
A Jaxi top/intf/W_VALID_CHECK	SVA	1	Off	30	1 Unlimited	1	100%		0	160	20 ns	45
A last top/intf/B ID OHEOK	SVA	1	Off	98	1 Unimited	1	100%		0	80	60 ms	113
A /axi_top/intf/8_RESP_CHEOK	SYA	1	Off	112	1 Unlimited	1	100%		80	160	70 ms	113
A Jast_top/intf/@_VALID_CHECK	SVA	1	off	98	1 Unlimited	1	100%	1	82	160	20 mg	113
A Jasi top/intf/AR ID CHECK	SVA	1	off	15	1 Unlimited	1	100%	1	0	80	70 m	15
A Jasi_top/intf/AR_ADDR_CHECK	SVA	1	Off	15	1 Unlested	1	100%	1	0	80	70 m	15
A Jasi_top/intf/AR_LEN_ORCK	SVA	1	Off	15	1 Unlimited	1	100%		0	80	70 ms	15
A jaxi top/intf/AR SIZE CHECK	SVA	1	Off	15	1 Unimited	1	100%		0	80	70 na	15
A Jaxi top/intf/AR BURST CHECK	SVA	1	Off	15	1 Unlexited	1	100%		0	80	70 ms	15

Fig: Assertion Coverage

VI. CONCLUSION

The AMBA AXI specification signifies a major evolutionary step in interconnect technology for System on-chip designs. The project helped to achieve the verification of AMBA AXI bus. Here all the signals are verified using UVM. The master sends the address and data to the slave and gets the response effectively by the slave. In this paper, environment for verification of AXI is achieved and it checks for normal read and write transactions and out of order transaction. UVM provides a rich set of base class library and features required for efficient verification. It gives an environment that is robust, easy to understand and thus, reusable by others vendors.

Using UVM, requires less time to generate a testbench as it offers higher level of abstraction. It covers almost all the possible scenarios and corner cases and thus, increases the functional coverage.

Code coverage	92%
Functional Coverage	100%
Assertion coverage	100%

REFERENCES

- Anjali and J.P Anita," AXI based DMA Memory System Testbench Architecture using UVM Harness Technique," 978-1-7281-5523-4/19/\$31.00 @2019 IEEE
- [2] B. Vineeth and B. Bala Tripura Sundari, "UVM Based Testbench Architecture for Coverage Driven Functional Verification of SPI Protocol," 2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI), Bangalore, 2018, pp. 307-310
- [3] Jeff Vance, Jeff Montesano, Kevin Vasconcellos and Kevin Johnston, "My Testbench Used to Break! Now it Bends: Adapting to Changing Design Configurations", Verilab Inc., DVCon 2018
- [4] A. Melikian, P. Marriott, "Perplexing Parameter Permutation Problems? Immunize Your Testbench", SNUG Canada, April 2017[5]. Lakshmi Manasa Kappaganthu, Durga Prakash M, "12C Protocol and its Clock Streching Verification using System Verilog and UVM", International Conference on Inventive Communication and Computational Technologies (ICICCT), 2017
- [5] Lakshmi Manasa Kappaganthu, Durga Prakash M, "I2C Protocol and its Clock Streching Verification using System Verilog and UVM", International Conference on Inventive Communication and Computational Technologies (ICICCT), 2017
- [6] Khaled Khalifa, "Extendible Generic Base Verification Architecture for Flash Memory Controllers Based on UVM", IEEE 21ST International Conference on Computer Supported Cooperative Work in Design, 2017
- [7] J. Vance, J. Montesano, K. Johnston, "Verification Prowess with the UVM Harness", SNUG Austin, October 2017.
- [8] T. M. Pavithran and R. Bhakthavatchalu, "UVM based testbench architecture for logic sub-system verification," 2017 International Conference on Technological Advancements in Power and Energy (TAP Energy), Kollam, 2017, pp. 1-5
- [9] W. Ni and J. Zhang, "Research of Reusability Based on UVM Verification", 2015 IEEE 11th International Conference on ASIC (ASICON), Chengdu, 2015, pp. 1-4.
- [10] Amba axi protocol specification, arm, 2011.