

International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

DOI 10.17148/IJIREEICE.2020.8906

# ECG Processor with Optimised Hybrid Classifier for Cardiovascular Arrhythmia

# Nikhyda.N<sup>1</sup>, Dr.B.Paulchamy<sup>2</sup>, Dr.S.Kavitha<sup>3</sup>

PG Scholar, Department of ECE, Hindusthan Institute of Technology, Coimbatore, Tamilnadu, India<sup>1</sup> Professor & Head., Department of ECE, Hindusthan Institute of Technology, Coimbatore, Tamilnadu, India<sup>2</sup> Professor, Department of ECE, Hindusthan Institute of Technology, Coimbatore, Tamilnadu, India<sup>3</sup>

**Abstract:** This paper presents the design of an energy-efficient Electrocardiogram (ECG) processor for arrhythmia detection and classification of life-threatening arrhythmia plays an important part in dealing with various cardiac conditions. It provides better time and frequency resolution of the Electrocardiogram (ECG) signal, which helps in decoding important information of an ECG, which improves the arrhythmia classification. The decisions can be achieved by determining different intervals such as PR Interval, RR Interval, Heart Rate etc. and those intervals will be compared with the ideal intervals. During the whole process Modelsim was used & ECG signals were taken from PhysioBank ATM. The proposed QRS detection architecture deals with almost all the ECG signal artifacts, such as low-frequency noise, baseline drift, and high-frequency interference with minimum hardware resources. Few metrics needed to be concerned during the implementation of ECG processor are Accuracy (low detection error-rate), Area (hardware resource utilization), Power efficiency (low power consumption), Speed (delay), Sensitivity (real time monitoring) And Predictivity. Thereby, in this proposed project we are going to simulate the results and compare few performance metrics with the existing methodology.

**Keywords:** Electrocardiogram, QRS complex, hybrid classifier, multi-scaled product, soft-threshold algorithm, wavelet ECG detector.

# I. INTRODUCTION

Cardiovascular arrhythmia is a very common disease that might cause sudden death in some cases if it is not treated in time. there are various types of arrhythmias such as Atrial fibrillation, Atrial flutter, Supraventricular Tachycardia (SVT), Ventricular tachycardia, Ventricular fibrillation, Long QT syndrome, etc. and each type is associated with a pattern, as such the P wave, which represents the depolarization of the atria; the QRS complex, which represents the depolarization of the ventricles; the T wave, which represents the repolarization of the ventricles; and The U wave represents papillary muscle repolarization. Normal rhythm produces four entities – a P wave, a QRS complex, a T wave, and a U wave – that each has a fairly unique pattern. The arrhythmias can be classified into two major categories. The first category consists of arrhythmias formed by a set of irregular heartbeat, herein called morphological arrhythmias. The classification of normal heartbeats and the ones composing the former group are on the focus of this survey. These heartbeats produce alterations in the morphology or wave frequency, and all of these alterations can be identified by the ECG exam. The process of identifying and classifying arrhythmias can be very troublesome for a human being because sometimes it is necessary to analyze each heartbeat of the ECG records, acquired by a holter monitor for instance, during hours, or even days. In addition, there is the possibility of human error during the ECG records analysis, due to fatigue. An alternative is to use computational techniques for automatic classification.

In recent years, with the development in algorithms for automatic heartbeat classification, some ECG processors integrating machine learning accelerator have been proposed to provide on-chip cardiac disease diagnosis. Thereby cpu assisted processing requires high processing frequency and leads to a large power consumption. Consequently, implementing algorithmic and architectural level approaches improving energy efficiency while retaining high accuracy is a big challenge for ECG diagnosis processor.

This paper proposes a full automatic system for arrhythmia classification from signals acquired by an ECG device can be divided as follows: (1) ECG signal preprocessing; (2) heartbeat segmentation; (3) feature extraction; and (4) classification. In each of the four steps, an action is taken and the final objective is the discrimination/identification of the type of heartbeat. In this proposed process, band pass filter was used to reduce the noise of the signal. In order to achieve high detection accuracy with low power consumption, a soft-threshold algorithm is used in our ECG detector with its efficient hardware implementations. The hybrid classifier that includes a Weak Linear Classifier (WLC) and a

**Copyright to IJIREEICE** 



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

### DOI 10.17148/IJIREEICE.2020.8906

strong Support Vector Machine (SVM) classifier. WLC can only identify the beats with distinct characteristics by performing simple threshold comparisons based on beat interval feature and a novel morphology feature named QRS area ratio. The beats that are unclassified by WLC will activate the more powerful but energy-guzzling SVM classifier. The overall accuracy and power consumption features of the design when compared to a single classifier are improved in this proposed electrocardiogram processor. The paper is organized as follows section II existing methodology, section III proposed methodology and section IV result and discussion.

# II. EXISTING METHODOLGY

# 2.1 ECG Signal Preprocessing

This existing ECG detector is based on wavelet transforms and it was applied to reduce noise and baseline variation of the ECG signal. Since they preserve ECG signal properties avoiding loss of its important physiological details and are simple from a computational point of view.



# 2.1.1 Wavelet Decomposer:

The wavelet ECG detector consists of Wavelet Filter Banks (WFBs) as a wavelet decomposer, a Generalized Likelihood Ratio Test (GLRT), with the threshold function as a QRS complex detector and a noise detector with zero crossing points. First, the WFBs decompose the input ECG signals into sub-bands with two monophasic and biphasic outputs. The GLRT with threshold function estimates the heart-beating rate with the decomposed WFB outputs. The noise detector reduces the power consumption by determining the operation mode according to the SNR of the ECG input signal.



Figure 2 Block diagram of conventional wavelet ECG detector

To implement wavelet transformer, both the decimator (down sampler) based and undecimator based architectures with the filter pairs of Low-Pass Filter (LPF) and High-Pass Filter (HPF) have been used. The undecimator based architecture has the advantage of translation-invariance but requires a constant clock and many registers.

**Copyright to IJIREEICE** 



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

DOI 10.17148/IJIREEICE.2020.8906



Figure 3 Undecimator based wavelet filter bank

Here, and are the transfer functions of LPF and HPF, respectively, in the WFBs which are shown in Figure. As a result, since the wavelet decomposer can be simplified to several add and shift operations, the number of required logic gates is significantly reduced, thus lowering the power consumption and area.



Figure 4 Schematic diagrams of low-pass and high-pass filter in wavelet filter bank

# 2.1.2 Noise Detector

The noise level inside the ECG detector is measured by counting the number of zero-crossing points in a certain time interval.

# 2.2 QRS Complex Detector

The wavelet QRS complex detector uses the hypothesis testing of the GLRT. Since the GLRT uses the maximum - likelihood estimation of unknown parameters, the implementation of each GLRT block requires a considerable number of registers, adders and multipliers as shown in Figure. The GLRT determines the presence of R waves according to the test computations expressed as  $\mathbf{T}(\mathbf{n}) = \mathbf{X}(\mathbf{n})^T \mathbf{H} (\mathbf{H}^T \mathbf{H})^{-1} \mathbf{H}^T \mathbf{X}(\mathbf{n})$ , where  $\mathbf{x}(n)$  is the input to the WFB and H is the linear combination matrix of representative functions.



Figure 5 Schematic diagram of GLRT block



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

#### DOI 10.17148/IJIREEICE.2020.8906

### 2.3 Feature Extraction

The feature extraction stage is the key to the success in the heartbeat classification of the arrhythmia using the ECG signal. Any information extracted from the heartbeat used to discriminate its type maybe considered as a feature. Features extracted from the domain of time/frequency together with the features of the RR interval appear as part of the methods that produced the highest accuracies in literature to date. The simplest way to extract features in the time domain is to utilize the points of the segmented ECG curve, i.e., the heartbeat, as features.





### 2.4 Naive Bayes Classifier

The naive Bayes classifier is easy to build with no complicated iterative parameter estimation, which makes it particularly useful for hardware implementation. It assumes naive and strong independent distributions between the feature vectors, and this assumption was met, since all the extracted ECG features were independently analyzed and assessed from the beginning. The training data are stored in an off-chip memory because of its size.



Figure 7 Architecture of naive bayes classifier

# 2.5 Conclusion of The Performance of Existing System

In order to achieve low power with high detection rate, the proposed QRS complex detector in our ECG detector is based on naive Bayes classifier. ECG detector with the front-end SAR-ADC with the on/off time-controlled comparator and passive S/H is implemented using 0.35 CMOS technology. The active die area occupies 2.81 and the test chip shows a low detection error-rate of 0.196% and low power consumption of 19.02 at 3 V supply voltage.

**Copyright to IJIREEICE** 



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

### DOI 10.17148/IJIREEICE.2020.8906

# III. PROPOSED SYSTEM

The proposed system consists of four main stages, which are the ECG preprocessing, segmentation, feature extraction, and classification. New techniques are presented in this stage to increase the robustness of the system, and this is by utilizing adaptive search windows and thresholds to accurately detect the fiducial points in each heartbeat.



Figure 8 Flowchart of the proposed model

# 3.1 Pre-processing

In the first stage, the ECG preprocessing is responsible for following tasks: 1) ECG filtering; 2) QRS complex detection;



Figure 9 Block diagram of ECG preprocessing stage

**3.1.1 ECG Filtering** The filtering of the ECG signal was done through a cascaded LPF and HPF. Band-pass filtering of the raw ECG signal is the first step in which the filter isolates the predominant QRS energy centered at 10 Hz, and attenuates the low frequencies characteristic of the P and T waves, baseline drift, and higher frequencies associated with electromyographic noise and power line interference. The main important point is not to lose the information carried by the ECG signal after being filtered out. The two filters have shown a good performance in cleaning up the ECG signal from the coupled noise. The difference equations of the cascaded LPF and high-pass filter (HPF) are given in (1) and (2), respectively.

$$y(nT) = 2y(nT - T) - y(nT - 2T) + x(nT) -2x(nT - 6T) + x(nT - 12T)$$
(1)  
$$y[nT] = x(nT - 16T) - \frac{1}{32}[y(nT - T) + x(nT) - x(nT - 32T)].$$
(2)

The cut-off frequency of the LPF filter is 11 Hz, and it introduces a delay of six samples, whereas the HPF has a cut-off frequency and delay of 5 Hz and 16 samples, respectively. The coefficients of the filters are all integers and of power-of-two, which make them suitable for hardware implementation.

# 3.1.2 Multi-Scaled Product Algorithm and Soft Threshold Algorithm

In our multi-scaled product block, only 1 multiplier and 2 multiplexers are only needed. Due to the reduced number of multiplication operations, its hardware complexity and power consumption are significantly lower. However, especially under low SNR condition, the output can sometimes have a peak signal when the magnitude of the T point signal in the ECG signal is sufficiently high, which results in duplicated detections.

### **Copyright to IJIREEICE**



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

#### DOI 10.17148/IJIREEICE.2020.8906



Figure 10 Architecture of multi-scaled product algorithm and soft threshold algorithm.

To boost the QRS detection accuracy, we used a soft-threshold algorithm, which can be implemented without large power and area overheads. Consequently, the combination of the multi-scaled product and soft-threshold algorithm and its efficient hardware implementations leads to a low power and highly reliable QRS detector. In order to remove the failure occurred in the QRS complex detection, the soft-threshold algorithm, which uses variable thresholds rather than a hard threshold, is presented. With the known minimum RR interval of 200 mS or less which is limited by the depolarization of atria and ventricles, the adoption of a soft threshold can remove the error by T point signal. When the comparator detects the QRS complex at which the output of the comparator goes to high, the threshold is changed to a higher value. The changed threshold is kept while 200 samples pass over the T point signal. If T-wave comes after 200 mS, our detector may make a false detection.

### 3.2 RR Interval Features Extraction Stage

R is a point corresponding to the highest peak of the ECG waveform, and RR interval is the time between the successive QRS complexes. The ECG signal has a nonlinear dynamic behaviour, and during arrhythmia, nonlinear dynamic components change more significantly than the linear counterparts. RR interval is simple, easy to calculate, and less prone to noise.

# 3.3 Hybrid Classifier

The hybrid classifier includes a low complexity WLC and a non-linear SVM classifier. PCA is employed for feature dimension reduction to reduce the complexity of SVM for classification. WLC aims at filtering out the beats with obvious characteristics that can be easily recognized. Only the beats that are unclassified in WLC will be handled by the more computational complicated SVM classifier. As the ratio of beats that can be processed by WLC is a key metrics, an optimized feature set is exploited to enhance the performance. Besides, a simple but effective decision rule for classification is applied with small resource overhead.

### 3.3.1 Weak Linear Classifier

Since arrhythmia beats are accompanied with short PRIs or large QARs, a configurable WLC is put forward based on these features. The decision rule for classification is listed in equation

$$type = \begin{cases} \mathbf{A} \ A_{en} \& (QAR > A_{QAR}) \& (PRI < A_{PRI}) \\ \mathbf{N} \ (PRI > N_{PRI}) \parallel N_{en} \& (QAR < N_{QAR}) \\ \mathbf{U} \ otherwise \end{cases}$$

Where AQAR and APRI are the boundaries for arrhythmia beats based on the features of QAR and PRI. NQAR and NPRI are the corresponding boundaries for normal beats. Aen signifies whether the current judging condition for arrhythmia beats is enabled and Nen indicates whether the QAR based judging condition for normal beats is valid. A and N represent arrhythmia and normal beats respectively. U denotes the beat is unclassified under the decision of WLC and will be further analysed by the SVM classifier. The parameters of AQAR, APRI, NQAR and NPRI are derived based on individual's characteristic and they are set as the mean values of the estimated features from the training dataset. WLC can handle over 40% of the beats and achieves an average filtering ratio of 62.3%.

# 3.3.2 Support Vector Machine Classifier

SVM is known as an excellent tool for classification and we apply the non-linear SVM with an RBF-kernel as the strong part of the weak-strong hybrid classifier. The SVM classifier is allocated with large resource overhead to identify those beats with ambiguous characteristics, which gains superior performance but also high power consumption. Based on the



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

### DOI 10.17148/IJIREEICE.2020.8906

WLC-SVM architecture, the SVM and its related modules such as PCA can be deactivated when WLC alone is sufficient to complete the classification. Besides clock gating technique, retention technique is applied to the large memory in PCA and SVM, which saves about 70% leakage power of the SRAMs when SVM is not active. Since operating frequency is rather low for ECG based wearable systems and static power dominates the total power consumption, the static power saving in the SRAMs contributes a great deal to the total power reduction.



Figure 11 Architecture of support vector machine

With the proposed WLC-SVM classifier and memory retention technique applied to the SRAM, the average leakage energy dissipation of the processor is 537.5uj/beat. The processor with WLC-SVM architecture can achieve 41.7% total energy saving.

# IV. RESULT AND DISCUSSION

# 4.1 Simulation Results

VLSI simulation results resulting in the following advantages Reduces the size of circuits, Reduces cost of the devices, Increases operating speed of circuits, less power consumption. Recently, due to the remarkable advancement in technology, the development of dedicated hardware for accurate ECG analysis and classification in real time has become possible.



Figure 12 Simulation output detection: R peak for given ECG signal samples.

**Copyright to IJIREEICE** 



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

### DOI 10.17148/IJIREEICE.2020.8906

The main requirements are low-power consumption and low-energy operation. To test our program, we have used data files taken from PhysioBank ATM of MIT-BIH database. Decision making rules were made taking help from several cardiologists. Five-step procedure was taken to find the arrhythmia. The results shown here gives an easy way to detect different arrhythmias. To improve the accuracy, we need to increase the number of parameters in the decision making process. That will help us to improve the accuracy maintaining the simplicity. Simulator Tools: Xilinx ISE 8.1i AND Model Sim SE 6.3f

This simulation is run based on band pass filter and soft threshold algorithm used in this proposed system.

# 4.2 Comparison of ECG Detectors

In terms of area, power and delay, proposed ECG detector performance is compared with the previous wavelet based ecg detector.

Delgh Ovenley	Destant Version	SE 11	a lindstad	Mad De 3	10.05-07-46-0019	Create overview	Product Wessary	SF 81	+ Lindsterf	WeiGet 30 7	153285		
Sumary	COMPARENT.	NC.L.Y	· oycareo.	080.000	NELO/17 PE 6010	- Street				The out of the	and a decision of the second s		
CE Popertes Tring Contraints Prout Report		Device U	Azalion Summay			CBPopeter	Device Utilization Summery						
	Logic Utilization	Used	Available	Unization	Note(s)	Phout Report	Logic Militation	Used	Available	Mistion	Note s		
Clock Report	Total Number Sice Registers	71	13,824	14		🖉 Oxix Report 👘	Total Number Sico Registers	55	11.124	15.			
on and Warnings	Number seed as Rig Ropa	1				CEros and Warking	Numberused as Ro Ropa	23					
Systemi Neurope	Number sted as Latches	5				Synthesis Recoger	Noteruted as Latches	23					
Translation Messages	Number of 4 reput USFs	338	13,824	75	1	I Ditter Mensager	Number of Armst CUTs	0	13.324	15			
Map Nessages Three and Parks Manager	Logic Distribution				1	Race and Route Messager	Logic Detribution						
Terion Messages	Number of accupied Silves	221	6.912	35		Dinnig Mensager	National accupied Silves	75	6,912	12			
Biger Messager	Number of Scott contening only wietholicgi	c 221	221	100%		Ban Nacipa	Nather of Scies containing only related kip	5	3	1225,			
N Curent Messages	Number of Scote containing unrelated logic	1	221	04		A Current Messages	Number of Sciencentaning unreased logic	resetikgs 0 7	7	24			
taled Repota	Total Number 4 input LUTs	32	13.824	74		- COntaled Piepons	Total Number 4 input LUTs	126	11.124	11			
A Rasharan Danas	Number steet as logic	338				- Poet Proster	Nurderused as logic	8					
Proble Emanced Design Summan	Number sted as a nutethu	30				🗹 Enible Enterced Design Summer	Number used as a rode-thru	64					
] Enable Message Filtering	Number of borded 108s	3	510	15	1	Cl Enable Vessage Fitoring	Number of borded <u>CEL</u>	9	510	持			
3 Deplay incremental Messages	(OBLatches	1				Enterced Design Summan Carterts	ICE Latities	3					
Ceo Lengh Summaly Contents.	Number of GCLKs	1	4	75%		O Stov Emm	Number of GCLHs	1		27			
] Stow Vienings	Number of SCUKIONs	1	4	25		Stow Wernings	Number of GC1809b	1	1	27			
3 Show Failing Constants	Total equivalent cate count for desig	n 189				C Stow Cook Record	Total equivalent gate count for desig	1304					
J Show Clock Report	Additional JTAS gate count for KTRs	(4)					Additional JTAG pate count for KRIs	48)					

Figure 13 Existing and proposed ECG detector's measured area based on ECG signal filtering and R peak detection

15 FPGA Design Summary	Target Device:	#2462e-3q63	• Warnings:	Station	69	1	🗶 FFGA Design Samman 🔹	Target Device:	1c2h600e-75676	· Warrings:	7176 Warring	6		
Desgs Overvex	Product Version:	maior: ISE 3 1 • Updated Sa 7 Dec IS 40 40 2013		Product Version:	SEEN	· Updated	Set 7 Dec 16-	41043019						
- 2) OB Populas - 2) OB Populas - 2) Teng Cratrants - 2) Teous Repot		Device (II)	Anation Summery				2 D3 frazeles	Derice Ulication Summery						
	Logic Utilization	Used	Available	Ubization	Noteisi		- Clinet land	Logic Ullisation	Used	Available	Utilization	Noiejs]		
Dock Report	Total Number Slice Registers	309	13.124	21			- Dicti Report	Total Number Silce Registers	5	12.225	13			
Error and Warnings - 23 Synthesis Messages	Number used as Flip Flags	209					CEron and Warrings	Nother used as Ric Ross	31					
	Number used as Latches	1袋					Tyrthesin Messager	linternel a latter	21					
- Virginisation Messages	Number of 4 mult 107s	219	13.324	11			- Ditanakanon Messages	Anterof Sport Liffe	6	11.6%	12			
Place and Poute Ressaces	Logic Distribution						Map Messages	Losi: Ontibution						
- Trang Messeges	Number of scoupied Scies	336	5,913	11.			Rate and Poule Messager	Roberd accided Sizes	74	6.912	15			
- Ditper Nesages	Number of Share containing only related	legic 336	136	100%			S Inng Vessagra	Winter of Greek containing only added	71	3	1000			
- R Carlet Messages	Number of Silors containing universited to	p: 0	136	ÚT.			- 2 Conet Names	Note of Seasontering only details		- 7	76			
Detailed Reports	Total Number 4 input LUTs	347	12.124	7.			PDealed Reports	Total Manhor & bend IIITs	191	0.02				
Th Turnel day Doord	Number used as logic	219				-	- D Synthese Report	Full Hadder winger LDTs		10.05	MAL .			
ued Notefini	Number used as a routethru	123					Distantion from	sunter usec as age			<u>1</u> 2			
🗹 Enable Enhanced Design Summary	Number of borded (CB)	252	510	571,			figez hipetes	Number used as a route-final	9					
- D Brable Nessage Reeng	IOB Rp Rope	111					- 10 Enable Enhanced Design Summary	Number of borded 2222	3	\$10	12			
have Depley howeverse Mensages	Number of GC:Ka	1	1	251			- D. Carlas increases a Neurocea	OBlacker	4					
- D Stow Both	Number of GCUNIDEs	1	4	湾			Environed Desch Summan Contents	Number of GC1Ks	1	4	23			
- 🗋 Show Warrings	Total equivalent gate count for de	sign 5.571					- D Seviston	Number of GCUKIDEs	1	4	20			
- Show Falling Constraints	Addrenal JT-Ri gate count for KBs	14,054					- D Stov Namps	Totel equivalent gale court for de	iign 1,391					
- Digen sole and	1						- D Stov raing Costants	kälitonal JTAG pair count for Offic	435					
	and the second se	Parlom	ince Summary				an and a star i light							
	End Taxing Group	10	Broad Date:	Broot Base		1.0			Petom	nos Sunniny				

Figure 14 Existing and proposed ECG detector's measured area based on naive baye's classifier and hybrid classifier.

FRALDestyn Summany Imig Uning Deck Root Tornation Mesages Tornation Mesages Torna Resages Torna Resages Torna Mesages A Currer Mesages State Mesage State Mesage State Mesages State Mesage State Mes	<pre>iming Summary: 5peed Grads: -7 Ninimum period: 7.146ns (Maximum Frequency: 139.69980Hs) Minimum input service time after clock: 18.376ns Naximum combinational path delsy: 43.888ns Naming Detail: Mil values displayed in nansseconds (ns) Timing constraint: Default period analysis for clock 'clk' Clock period: 7.45nm (frequency: 139.1898Hs) Total number of paths / destination ports: 24 / 23</pre>	FPGL Darge Samay active Manage Cran and Warning Gran and Warning Gran and Warning Gran and Warning Grade and Readows The Sama Sama Sama Sama Sama Sama Sama Sam	Timing Summary: Speed Grader -7 Minimum period; 33.597ns (Maximum Trequency: 25.7440Hz) Minimum input arrival time before clock: 14.112ns Maximum comminational path delay: 11.424ns Maximum comminational path delay: 11.424ns Timing Detail: Timing constraint: Defealt period analysis for Clock 'clk' Clock period: 33.597ns (frequency: 25.7460Hz)			
Synthesis Report Jyrdheia Colone Sumway HDL Completion HDL Jyrdheia HDL Synthesis Johannood HDL Synthesis Johannood HDL Synthesis Johannood HDL Synthesis Jimal Report	Delay: 3.574ns (Levels of Logic = 1) Source: 11/11/13 (LATCH) Dertination: 11/11/13 (LATCH) Dource Clock: clk sining Destination Clock: clk solids Deta Pach: 11/11/11 to 11/11/13 Sate Het Cellin-Sout famous Delay Delay Logical Hama (Net Hame)	Synthesis Report Synthesis Options Summary HOL Registrion HOL Analysis HOL Synthesis Advanced HOL Synthesis Lan Law Synthesis Find Report	Delay: 16.799ms (Levels of Logic = 14) Source: w/13/12/y_cot 0 (23709) Destination: w/13/12/y_cot 0 (23709) Destination: clost clt failing Destination: Clost clt friing Date Fach: w/11/11/y_cot_0 to ul/13/temp_0 (ate Met Cellin-Jout facout Delay Delay Logical Hame (Met Hame)			

Figure 15 Existing and proposed ECG detector's delay based on ECG signal filtering and R peak detection



International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

#### DOI 10.17148/IJIREEICE.2020.8906

PRALESPS Samary PRALESPS Samary Obage Overvie Oba	Timing Summary: Speed Grade: -7 Minimum period: 12.445hs (Maximum Frequency: 80.354MBr) Minimum input arguing time Ster Clock Ho per found Maximum compilational perh delay: Ho path found Timing Detail: All values simpleyed in manoseconds (ns) Timing comprising Defaul; period analysis for Clock 'clk'	X: Field Deep Series     =       Query Charace     =	Tishing Sommiryi Speed Grades 7 Historme periodi 37. Isina Missiana Tragutonyi 31. LillMin Hostana input arrival fase before Glossi 31. Silos Hostana organizational path selegi 15. Gloss Hostana Organizational path selegi 15. Gloss Hastana Graduational path selegi 15. Gloss Hastana Careford and State State State State History constraints befault period analysis for Close 'elle"				
Detailer Prost Serthess Root Serthess Root HOL Completion HOL Completion HOL Synthess Low Level Synthesis Low Level Synthesis Revi Report	Clock priced 12.448na (Erequency: 80.18488)   Total number of paths / destination porces: 6327 / 654   Delay: 12.4485na (Levels of Logic = 38)   Bouces: u/j_4 (FF)   Bestination cutor (Levels of Logic = 38)   Bouces: u/j_4 (FF)   Bouces: Else   Bouces: Bouces:   Bouces: Bouces:	Harage Hange Count Reage Count Reage Count Reage System Read To Training Read System Read System Read System Read System Read System Read System System Read System Sy	Clock periods 32.141m (frequency: 31.1138m) Total masker of path / Jesuration ports: 55015 / 120 Felag: 16.071ms (Levis of Logis = 10 Source: uPU/UPU/UP(out; 0) (LATE: Source: uPU/UPU/UP(out; 0) (LATE: Source: uPU/UPU/UPU (0) (LATE: Source: uPU/UPU (0) (LATE: Source: uPU/UPU (0) (LATE: Logic-0) (2) (LATE: Logic-0) (2) (0) (LATE: Logic-0) (2) (0) (LATE: Logic-0) (2) (1) (LATE: Logic-0) (2) (LATE: Logic-0) (2) (2) (LATE: Logic-0) (2) (2) (LATE: Logic-0) (2) (2) (LATE: Logic-0)				

Figure 16 Existing & proposed ECG detector's delay based on naive baye's classifier and hybrid classifier respectively.

Diffe Sill Ver Turk Widey Hits				) U lie lat Ves look Wedsy liets			
48 ····· # 8 = 1 44				22 - · · · · · · · · · · · · · · · · · ·			
Nuthage (M) Gammi (m) Power (m)	Parter summery	X(mA)	P(a/l)	Votage (V) Carent in Power (nW	Peror campon:	lon.()	P(aW)
Votet 11	Lifal estimated power manufacture		- 545	Vocat 11	Total estimated power commution		424
Descer 350 /10	Voting 1 MW.	788	618	2104 2704 2015 General 1625 2105			
Yeen 33 3.1	Vicial Losvi			Vox17 LI	Vroint LB/V:	232	417
07989 L20 L20	NEAD LONG	÷		Deset 000 1.00	Varu333.30V	1	7
Tetal Form SSLR				Total Page 20 150			
Sata Level 100.00	CREEK:	-	114	3mp.Cm 8000	Clerks	×	156
Inter (addy and the Content of Co	ayes		117	Extre Capech InA Hump 1.00	Inner	16	110
	Lage:	134	340	State And Cont	Lair	15	117
	Organ:				Outset		
	Vora0				Variati	- F	
	Selenty:		34		field		
5 a 4					agan:	- 0	
Datchay Pourt. Centl. here	Quianout Verat 1.80% :	15	17	Errora Poert Conti Terra	and the second second		
	Quiescont Vern33330V:	1	-T-		Quescial Vicut L801:	6	-
The Test Vers				20 CA	Quiescont Vcro33 3.30V:		T
- In Test				😑 🕁 Onthe Verver			
s 🛄 Georg				- 13 Mai			
S CE MARK	Wind						
5 1 PM	Terrar in the second se		840	# La Logo			
S Smith	Elinauteo piacono temperature:		346	- N 🛄 Gupda	Thema country		
The French West	Andrea Geng:		100	and a state	Estimated junction temperature:		NU
Trave Paper (HTR.)	Case Near		30.	Your Root (KIM)	Aubiest tesay		25C
	Theta J-A:		110/8	Ford Right	Case teny:		MC
					Theta J.Ac		17CW

Figure 17 Existing and proposed ECG detector's power consumption based on ECG signal filtering & R peak detection



Figure 18 Existing and proposed ECG detector's power consumption based on naive baye's classifier and hybrid classifier respectively.

<b>Fable</b>	1	Com	parison	of	area.	delay	/ and	power	of	simulated	models	of	ECG	detector	S
Laore		COM	parison	<b>U</b> 1	u cu,	acia		0000	<b>U</b> 1	omanucea	111000010	<b>U</b> 1	100	actector	· •

Model	Existing ECG detector	Proposed ECG detector								
Total number slice register	305	56								
Look up tables	347	123								
Equivalent gate count of proposed work	5,871	1,298								
Minimum period	12.445ns	32.141ns								
Maximum frequency	80.354MHz	31.113MHz								
Maximum combinational path delay	1 ns	18.624ns								
Total estimated power consumed	419 mW	179 mW								

**Copyright to IJIREEICE** 





International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering

Vol. 8, Issue 9, September 2020

#### DOI 10.17148/IJIREEICE.2020.8906

### 4.3 CONCLUSION AND FUTURE WORK:

In this paper, the design of an energy-efficient arrhythmia detection processor with hybrid classifier is proposed. The ECG filtering removes the noise coupled with the ECG signal. The processing of the data is done using fixed point representation. The digitized ECG data are applied in series at the input to the preprocessing stage with a resolution of 8 bit, while a variable number of bits were utilized in the different stages to enhance the accuracy and avoid truncations errors. The QRS complex is techniques are presented to increase the robustness of the system and thresholds to accurately detect the fiducial points in each heartbeat. Thus, the proposed QRS complex detector in our ECG detector based on the multi-scaled product algorithm and a soft-threshold algorithm is implemented In order to achieve low power with high detection rate.

Future enhancement can be done by Implementing a less complex strong support vector machine (svm) classifier and Improving the delay to detect the r peak. Further, we can introduce this proposed system in implantable peacemaker as well in the field of network –on –chip.

### Applications

- ✦ Portable ECG detector
- ✦ Wearable arrthymia detector
- + Small monitoring ECG processor in clinic

### Advantages

- + Small equipment
- + Low cost device
- ✦ Portable

### REFERENCES

- Zhijian Chen, Jiahui Luo, Kaiwen Lin, Jiaquan Wu, Taotao Zhu, Xiaoyan Xiang, and Jianyi Meng, "An Energy-Efficient ECG Processor with Weak-Strong Hybrid Classifier for Arrhythmia Detection." IEEE Trans. Biomed. Eng., vol. 50, no. 8, pp. 999–1001, Aug. 2018.
- [2]. Young-Jae Min, Hoon-Ki Kim, Yu-Ri Kang, Gil-Su Kim, Jongsun Park, and Soo-Won Kim," Design of Wavelet-Based ECG Detector for Implantable Cardiac Pacemakers ", IEEE TRANS. On Biomedical Circuits And Systems, vol.7, no.4, august2013
- [3]. Temesghen Tekeste, Hani Saleh, Baker Mohammad and Mohammed Ismail, "Ultra-Low Power QRS Detection and ECG Compression Architecture for IoT Healthcare Devices", 1549-8328 © 2018 IEEE transactions on circuits and systems.
- [4]. Nourhan Bayasi, Temesghen Tekeste, Hani Saleh, Baker Mohammad, Ahsan Khandoker and Mohammed Ismail, "Low-Power ECGBased Processor for Predicting Ventricular Arrhythmia" IEEE Trans. Biomed. Eng., vol. 50, no. 8, pp. 999–1001, Sep. 2003.
- [5]. P. S. Hamilton and W. J. Tompkins, "Quantitative investigation of QRS detection rules using the MIT/BIH arrhythmia database," IEEE Trans. Biomed. Eng., vol. BME-33, no. 12, pp. 1157–1165, Dec. 1986.
- [6]. P. de Chazal and R. B. Reilly, "A patient-adapting heartbeat classifier using ECG morphology and heartbeat interval features," IEEE Transactions on Biomedical Engineering, vol. 53, no. 12, pp. 2535–2543, 2006.
- [7]. N.Alajlan,Y.Bazi,F.Melgani,S.Malek,andM.A.Bencherif, "Detection of premature ventricular contraction arrhythmias in electrocardiogram signals with kernel methods," Signal, Image and Video Processing, vol. 8, no. 5, pp. 931–942, 2014.
- [8]. Rabee and I. Barhumi, "ECG signal classification using support vector machine based on wavelet multiresolution analysis," in Proceedings of 11th International Conference on Information Science, Signal Processing and their Applications (ISSPA), pp. 1319–1323, IEEE, Montreal, Canada, July 2012.
- T.Mar,S.Zaunseder,J.P.Mart'inez,M.Llamedo,andR.Poll, "Optimization of ECG classification by means of feature selection," IEEE Transactions on Biomedical Engineering, vol. 58, no. 8, pp. 2168–2177, 2011.
- [10]. J. Deepu et al., "A 3-lead ECG-on-chip with QRS detection and lossless compression for wireless sensors," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 63, no. 12, pp. 1151-1155, Dec 2015.