



This circuit has advantages like high input impedance, high rail-rail swing, low static power consumption and immunity against noise cross-over. Since parasitic capacitance doesn't cause a change to switching speeds of output node, so it is possible to use i/p transistors and reduce offset.




Fig.2. Transient simulations of the conventional dynamic comparator for input voltage difference of  $\Delta V_d = 0.7$  V, and  $V_{DD} = 0.8$  V.

#### IV. CONVENTIONAL DOUBLE TAIL COMPARATOR

This design has less number of stacked transistors. Latching and difference amplifier are separated in the terms of functionality and power usage during the 'Comparison phase' and are removed of supply source in 'Reset phase'. This not only allows us to save power but also the current control of latching and difference amplifier are done independently.

#### V. OPERATION

In reset phase i.e.  $CLK=0$  Q7 and Q8 are pulled upto  $V_{DD}$ . Which are connected to output nodes and leads Q3 and Q6 to discharge to ground. Whereas during decision making phase i.e.  $CLK=V_{DD}$  Q7 and Q8 switches off leading  $f_p$  and  $f_n$  to discharge a rate decided by  $I_{Mtail1}/C_{fn(p)}$ . The undecided state formed in between transitions of voltage i.e.  $V_{fn(p)}$  passes through the cross coupled inverters and acts as a cut between input and output [1][3].

Similar to the conventional double tail dynamic comparator, the delay of this comparator comprises two main parts,  $t_0$  and  $t_{latch}$ . The delay  $t_0$  represents the load capacitance  $C_{Lout}$  (at the latch stage output nodes, Out and Outp) until the first n-channel transistor (Q4/Q6) turns on, after which the latch regeneration starts; thus  $t_0$  is obtained

From:

$$t_0 = \frac{V_{Thn} C_{Lout}}{I_{B1}} \approx 2 \frac{V_{Thn} C_{Lout}}{I_{tail2}}$$

Where  $I_{B1}$  is the drain current of the Q4 and is approximately equal to the half of the tail current ( $I_{tail2}$ ). After the first n-channel transistor of the latch turns on (for instance, Q4), the corresponding output will be discharged to the ground, leading front p-channel transistor to turn on, charging another output (Outp) to the supply voltage ( $V_{DD}$ ). The regeneration time ( $t_{latch}$ ) is achieved. For the initial output voltage difference at time  $t_0$ ,  $2\Delta V_0$  we have

$$\begin{aligned} \Delta V_0 &= |V_{outp}(t = t_0) - V_{outn}(t = t_0)| \\ &= V_{Thn} - \frac{I_{B2} t_0}{C_{Lout}} \\ &= V_{Thn} \left(1 - \frac{I_{B2}}{I_{B1}}\right) \end{aligned}$$

Where  $I_{B1}$  and  $I_{B2}$  are the currents of the side branch and can be rewritten as follows:

$$\begin{aligned} \Delta V_0 &= V_{Thn} \frac{\Delta I_{latch}}{I_{B1}} \approx 2V_{Thn} \frac{\Delta I_{latch}}{I_{tail2}} \\ &= 2V_{Thn} \frac{g_{mR1,2}}{I_{tail2}} \Delta V_{fn/fp} \\ \Delta V_{fn/fp} &= |V_{fn}(t = t_0) - V_{fp}(t = t_0)| \\ &= t_0 \cdot \frac{I_{N1} - I_{N2}}{C_{L,fn(p)}} \\ &= t_0 \cdot \frac{g_{m1,2} \Delta V_{in}}{C_{L,fn(p)}} \\ \Delta V_0 &= 2V_{Thn} \frac{g_{mR1,2}}{I_{tail2}} \Delta V_{fn/fp} \\ &= \left(\frac{2V_{Thn}}{I_{tail2}}\right)^2 \cdot \frac{C_{Lout}}{C_{L,fn(p)}} \cdot g_{mR1,2} g_{m1,2} \Delta V_{in} \end{aligned}$$




Fig. 3. Schematic diagram of the conventional double-tail dynamic comparator

Therefore delay can be calculated by using the derived formula that is

$$\begin{aligned} t_{delay} &= t_0 + t_{latch} \\ &= 2 \frac{V_{Thn} C_{Lout}}{I_{tail2}} + \frac{C_{Lout}}{g_{m,eff}} \cdot \ln \left( \frac{V_{DD}/2}{\Delta V_0} \right) \\ &= 2 \frac{V_{Thn} C_{Lout}}{I_{tail2}} + \frac{C_{Lout}}{g_{m,eff}} \\ &\quad \cdot \ln \left( \frac{V_{DD} \cdot I_{tail2}^2 \cdot C_{Lfn(p)}}{8V_{Thn}^2 \cdot C_{Lout} g_{mR1,2} g_{m1,2} \Delta V_{in}} \right) \end{aligned}$$




Fig.3. Transient simulations of the conventional double-tail dynamic comparator for input voltage difference of  $\Delta V_d = 0.7$  V, and  $V_{DD} = 0.8$  V.

These are the following key points that can be deduced from the above derivation.

- The voltage output difference at first output stage is affecting the final output voltage difference drastically. Therefore the delay would be reduced immensely when first stage output voltage difference is increased.
- The intermediate transistors consume power during reset phase and seldom have utility in reducing transconductance in comparison phase.

### VI. SUB-THRESHOLD CONDUCTION

As technology scales down, the size of transistors has reduced significantly. The number of transistors on chip will thus increase to improve the performance of circuits. In order to sustain the characteristics of an MOS. the supply voltage, being one of the critical parameters, has also been reduced accordingly. Therefore the threshold voltage is also scaled down at the same rate as the supply voltage in order to maintain the transistor switching speed. As a result, leakage currents increase drastically with each technology generation. As the leakage current increases faster, it will become more and more proportional to the total power dissipation.

$$P_{LEAK} = I_{LEAK} * V_{DD}$$

To reduce total leakage in nanoscale circuits, some new techniques have to be developed to reduce the sub threshold leakage especially for chips that are used in portable systems which are power constrained. The leakage current consists of reverse bias diode currents and Sub-threshold current. The reverse bias current is due to the stored charge between the drain and bulk of active transistors while the Sub-threshold current is due to the carrier diffusion. Hence, in this paper conventional CMOS inverter based approach is used to reduce the Sub-threshold leakage power.

### VII. PROPOSED REDUCED LEAKAGE POWER DOUBLE TAIL COMPARATOR

The amplifier circuit is modified according to the inverter logic. The inverter logic which reduces the leakage. Here, two inverters are used. The inputs are applied to two inverters and the outputs are connected to an active load. The circuit will be used in our double tail comparator

structure [4][3]. The differential amplifier will be modified with this inverter logic. The output will be applied to the latch for regeneration.

Hence, out1 pulls up to  $V_{DD}$ . When out1 goes to  $V_{DD}$ , the transistor Q1 will be off which remains out2 at ground. By using this approach the Sub-threshold leakage and hence the total power will be reduced. The simulation results prove the reduction. Here in the differential amplifier inverters are used which are series transistors.




Fig.4. Schematic diagram of the optimised double-tail dynamic comparator




Fig.3. Transient simulations of the proposed optimised double-tail dynamic comparator for input voltage difference of  $\Delta V_d = 0.7$  V, and  $V_{DD} = 0.8$  V.




Fig.4. power dissipation of the proposed optimised double-tail dynamic comparator

Hence, the trans-conductance of the total circuit increases which reduces the total delay of the circuit. Hence, by using this CMOS inverter approach the total power and delay can be reduced. The simulation results show the reduction in both power and delay.

### VIII. RESULTS

TABLE I. POWER CONSUMPTION

S. No	Comparator type	Power consumed in $\mu\text{W}$
1	Conventional single tail comparator	21.90 $\mu\text{W}$
2	Conventional double tail comparator	34.73 $\mu\text{W}$
3	Reduced leakage-power of proposed double tail dynamic comparator	3.2 $\mu\text{W}$

### IX. CONCLUSION

In this paper we have discussed the power consumption and delay analysis of dynamic comparators along with reduced leakage power circuit and a comprehensive output is shown along with simulation results. This analysis is done in 180nm CMOS technology using Cadence software

### REFERENCES

- [1] Samaneh Babayan-Mashhadi and Reza Lotfi, "Analysis and design of a Low-Voltage Low-Power Double-Tail Comparator," IEEE Trans. Very Large Scale Integration Systems, Vol.22, No.2, Feb. 2014.
- [2] B. Goll and H. Zimmermann, "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 11, pp. 810–814, Nov. 2009.
- [3] S. U. Ay, "A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS," Int. J. Analog Integr. Circuits Signal Process., vol. 66, no. 2, pp. 213–221, Feb. 2011.
- [4] S. Babayan-Mashhadi and R. Lotfi, "An offset cancellation technique for comparators using body-voltage trimming," Int. J. Analog Integr. Circuits Signal Process. vol. 73, no. 3, pp. 673–682, Dec. 2012.