

AN EFFICIENT CLOSED LOOP CONTROLLED BRIDGELESS CUK RECTIFIER FOR PFC APPLICATIONS

Shalini.K¹, Murthy.B²

M.E. (Power Electronics and Drives) Department of Electrical and Electronics Engineering, C.S.I. college of Engineering -Ketti, Ooty, Tamil Nadu, India¹

Assistant Professor, Department of Electrical and Electronics Engineering, C.S.I. college of Engineering -Ketti, Ooty, Tamil Nadu, India²

Abstract: This paper presents the digital simulation of single phase AC-DC Bridgeless Cuk for Power Factor Correction (PFC) rectifiers. A conventional Cuk PFC rectifier suffers from high conduction losses due to presence of input rectifier bridges. Higher efficiency can be achieved by using the bridgeless Cuk topology. The conduction losses are considerably reduced due to the absence of input diode bridge and availability of only two semiconductor devices in the current flowing path during each switching cycle. By operating the improved topology in discontinuous conduction mode (DCM), it ensures unity power factor and low total harmonic distortion (THD). A closed loop controlled bridgeless Cuk PFC converter is modelled and simulated.

Keywords: Bridgeless rectifier, Cuk topology, Discontinuous Conduction Mode (DCM), low conduction losses, Power Factor Correction (PFC) rectifier, total harmonic distortion(THD).

I. INTRODUCTION

In recent years, there have been enhancing demand for improving power quality of ac system due to the increased numbers of power electronic equipment. Presently, there exists an immense demand for high power factor and low total harmonic distortion in the input current. With the rigorous requirements of power quality, power factor correction (PFC) rectifiers are becoming very necessary and considerable research efforts have been directed towards the development of PFC converters. As a matter of fact, the PFC circuits are becoming mandatory as more rigorous harmonic regulations and standards such as IEC 61000-3-2 on total harmonic distortion of input current are imposed.

The active PFC is the most desirable type of power factor correction (PFC) circuits, as it makes the load behave like a pure resistor to attain almost unity power factor and negligible harmonics in the input current. Most of the active PFC circuits comprise a front end bridge rectifier followed by dc-dc converter. During each switching cycle, the power flows through atleast three semiconductor devices including two rectifier diodes and one switch. As a result, significant conduction loss across bridge diode begins to degrade the overall system efficiency.

Recently, in an effort to improve the efficiency, several researchers have started looking into bridgeless PFC circuit topologies. A bridgeless PFC circuit allows

current to flow through less number of switching devices. Accordingly, conduction losses are considerably reduced and higher efficiency can be obtained.

Most of the presented bridgeless topologies so far implement boost type due to its simplicity and low cost. The main limitation with this topology is high start-up inrush current and dc output voltage is higher than the peak input voltage. To overcome these drawbacks, various topologies have been introduced in this regard. However, buck converter results in reduced power factor and enhanced THD.

In this paper, the modelling and simulation of bridgeless Cuk PFC rectifier is presented. Performance comparison between conventional and proposed bridgeless Cuk PFC rectifier are performed based on simulation results.

II. BRIDGELESS CUK PFC RECTIFIERS

The circuit configuration of bridgeless PFC circuits based on Cuk topology with low conduction losses is shown in Fig.1. Unlike boost converter, the Cuk converter offers several desirable features such as easy implementation of transformer isolation, natural protection against inrush current, lower current ripple, less electromagnetic interference (EMI) associated with the DCM topology and has continuous input and output currents with low current ripple.





Fig. 1. Bridgeless Cuk PFC rectifier

The bridgeless topology of Fig.1 are formed by connecting two dc-dc Cuk converters, one for positive half-line period and other for negative half-line period of the input voltage. The bridgeless topology utilizes two power switches Q1 and Q2, driven by same control signal which simplifies the control circuitry. Dp and Dn are slow recovery diodes. The output diodes are Do1 and Do2. L1 and L2 are input inductors. The output inductors are Lo1 and Lo2. The capacitors C1 and C2 are the medium for transferring energy from source to load. The filter capacitor Co is made large enough to reduce output ripple.

By referring Fig.1, during positive and negative half line period, the current flows through one or two semiconductor devices. Therefore, current stresses are greatly reduced and circuit efficiency is further improved compared to the conventional Cuk rectifier. Moreover, Fig.1 shows that one rail of output voltage is always connected to the input ac line through slow recovery diodes Dp and Dn. Thus, the bridgeless topologies do not suffer from EMI problem. Consequently, the bridgeless topologies appear to be excellent choice for commercial PFC products.


III. PRINCIPLE OF OPERATION OF THE BRIDGELESS PFC RECTIFIER

The bridgeless rectifiers shown in Fig.1 are constructed by connecting two dc-dc converters. Referring to Fig 2.(a) during the positive half-line cycle, the first dc-dc Cuk circuit, L₁- Q₁ - C₁ - L_{o1} - D_{o1}, is active through diode D_p, which connects the input ac source to the output.



(a) During positive half-line period

During the negative half-line cycle, as shown in Fig 2.(b), the second dc-dc Cuk circuit, L₂-Q₂-C₂-L_{o2}-D_{o2} is active through diode D_n, which connects the input ac source to the output.



(b) During negative half-line period

Fig. 2. Equivalent circuits for bridgeless Cuk PFC rectifier

The operation of the converter is symmetrical in two half cycles of the input voltage. Therefore it is sufficient to explain the converter operation during positive half cycle of the input voltage. By operating the rectifier in DCM, several advantages can be attained. These advantages include inherent unity power factor, low total harmonic distortion. It provides additional advantages such as zero current turn-ON in the power switches, zero current turn-OFF in the output diodes and simple control circuitry. Thus, switching losses and reverse recovery of output diodes are greatly reduced. The average voltage across capacitor C₁ during the line cycle can be expressed as follows.

$$v_{c1}(t) = \begin{cases} v_{ac}(t) + V_o, & 0 \leq t \leq \frac{T}{2} \\ V_o, & \frac{T}{2} \leq t \leq T \end{cases} \quad (1)$$

where T represents the period of the line voltage.

IV. MODES OF OPERATION

The circuit operation can be partitioned into three different operating modes during one switching period T_s in a positive half-line period. Equivalent circuits over a switching period T_s in the positive half-line period is shown in Fig 2. (a). The modes of operation over a switching cycle can be briefly described as follows.

Mode 1[t₀, t₁]




Fig. 3. Topological mode - when switch Q1 is ON

This mode begins when the switch Q_1 is turned ON. Diode D_p is forward biased by the inductor current i_{L1} . As a result, the diode D_n is reverse biased by the input voltage. The output diode D_{o1} is reverse biased by the reverse voltage ($v_{ac} + V_o$), while D_{o2} is reverse biased by the output voltage.

In this mode, the currents through inductors L_1 and L_{o1} increase linearly with the input voltage, while the current through L_{o2} is zero due to the constant voltage across C_2 .

Mode 2 [t_1, t_2]




Fig.4. Topological mode - when switch Q1 is OFF

This mode begins when the switch Q_1 is turned OFF and the diode D_{o1} is turned ON simultaneously providing a path for the inductor currents i_{L1} and $i_{L_{o1}}$. The diode D_p remains conducting to provide a path for i_{L1} . Diode D_{o2} remains reverse biased during the interval. This interval ends when $i_{D_{o1}}$ reaches to zero and D_{o1} becomes reverse biased. Note that the diode D_{o1} is switched OFF at zero current.

Mode 3 [t_2, t_3]




Fig.5. Topological mode – In DCM topology

During this interval, only the diode D_p conducts to provide a path for i_{L1} . Accordingly, the inductors in this interval behave as constant current sources. Hence, the voltage across the three inductors is zero. The capacitor C_1 is being charged by the inductor current i_{L1} . This period ends when Q_1 is turned ON.

V.COMPARISON BETWEEN CONVENTIONAL AND BRIDGELESS CUK PFC RECTIFIER

The bridgeless Cuk PFC rectifier is compared to the conventional Cuk PFC with respect to their component count, THD and efficiency. The bridgeless Cuk is constructed by connecting two dc-dc Cuk converters, one for each half line period, which allows current to flow through two semiconductor devices. Hence the current stresses in the switches are reduced. Accordingly, the converter conduction losses are greatly reduced and efficiency is further improved compared to the conventional rectifier. The comparison between the conventional and the bridgeless Cuk PFC rectifier as shown in Table1 is done based on simulation results. Furthermore, Matlab Simulink is used to simulate the circuit. The converters were simulated for an output voltage of 48V under input voltage of 100 Vrms.

Table .1 Comparison between Conventional and bridgeless Cuk PFC rectifier

Item	Conventional Cuk PFC	Bridgeless Cuk PFC
Slow Diode	4	2
Fast Diode	1	2
Switch	1	2

Current conduction path	SW ON	2 slow diodes and 1 switch	1slow diode and 1 switch
	SW OFF	2 slow diodes and 1 fast diode	1slow diode and 1fast diode
	DCM	2 slow diodes	1slow diode




Fig 6.(c) AC input Voltage and Switch current (IQ)

VI. SIMULATION RESULTS

The simulation is carried out using Matlab Simulink for the following data specifications: $V_{ac} = 100V_{rms}$, $V_o = 48V$, $f_{sw} = 100kHz$, $f_s = 50Hz$ and the results are presented. The simulation result discusses the conventional Cuk PFC rectifier and then the bridgeless Cuk PFC rectifier in open loop model and finally the bridgeless Cuk PFC rectifier in closed loop model. The conventional Cuk PFC converter is shown in Fig 6.a. The corresponding AC input voltage and current waveforms are shown in Fig 6.b.




Fig 6.(d) DC Output Voltage




Fig 6. (a) Conventional Cuk PFC rectifier




Fig 7. (a) Open loop controlled Cuk converter




Fig 6.(b) AC input Voltage and current




Fig 7.(b) AC input Voltage and current




Fig 7.(c) AC input Voltage and Switch currents (IQ1, IQ2)




Fig 8.(c) AC input Voltage and Switch currents (IQ1, IQ2)




Fig 7.(d) DC Output Voltage




Fig 8.(d) DC Output Voltage




Fig 8. (a) Closed loop controlled Cuk converter

Open loop controlled Cuk converter circuit is shown in Fig 7.a. DC output voltage of 48V is shown in Fig 7.d. Closed loop system is shown in Fig 8.a. Output voltage is sensed and it is compared with a reference voltage. The error is processed through a PI controller. The output of the pulse generator controls the output voltage till it reaches the set value. It can be seen that the DC voltage reaches the set value as shown in Fig 8.d.

VII. CONCLUSION

A single phase ac-dc bridgeless Cuk PFC rectifier with low conduction losses and low input current distortion is modelled and simulated using MATLAB Simulink. Open loop and closed loop models are developed and they are used successfully for simulation. The capability of this topology is verified via simulation results. The simulation studies indicate that the power factor is nearly unity and obtained low THD by employing Cuk converter. Due to the lower conduction and switching losses, the proposed topologies can further improve the conversion efficiency when compared with the conventional Cuk PFC rectifier. The proposed circuit meets IEC-1000-3-2 requirements. The simulation results are in line with prediction. This work has covered the simulation of open loop and closed loop controlled PFC converter.




Fig 8.(b) AC input Voltage and current

REFERENCES

- [1] E. H. Ismail, "Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses," *IEEE Trans. Ind. Electron.*, vol. 56, no. 4, pp. 1147–1157, Apr. 2009.
- [2] W. Choi, J. Kwon, E. Kim, J. Lee, and B. Kwon, "Bridgeless boost rectifier with low conduction losses and reduced diode reverse recovery problems," *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 769–780, Apr. 2007.
- [3] M. Mahdavi and H. Farzanehfard, "Bridgeless SEPIC PFC rectifier with reduced components and conduction losses," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4153–4160, Sep. 2011.
- [4] A. Sabzali, E. H. Ismail, M. Al-Saffar, and A. Fardoun, "New bridgeless DCM sepic and Cuk PFC rectifiers with low conduction and switching losses," *IEEE Trans. Ind. Appl.*, vol. 47, no. 2, pp. 873–881, Mar./Apr. 2011.
- [5] M. R. Sahid, A. H. M. Yatim, and T. Taufik, "A new AC-DC converter using bridgeless SEPIC," in *Proc. IEEE Annu. Conf. Ind. Electron. Soc.*, Nov. 2010, pp. 286–290.
- [6] G. Moschopoulos and P. Kain, "A novel single-phase soft-switched rectifier with unity power factor and minimal component count," *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 566–575, Jun. 2004.
- [7] Y. Jang and M. Jovanovic, "A bridgeless PFC boost rectifier with optimized magnetic utilization," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 85–93, Jan. 2009.
- [8] L. Huber, Y. Jang, and M. Jovanovic, "Performance evaluation of bridgeless PFC boost rectifiers," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1381–1390, May 2008.
- [9] B. Lu, R. Brown, and M. Soldano, "Bridgeless PFC implementation using one cycle control technique," in *Proc. IEEE Appl. Power Electron. Conf.* Mar. 2005, pp. 812–817.
- [10] P. Kong, S. Wang, and F. C. Lee, "Common mode EMI noise suppression for bridgeless PFC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 291–297, Jan. 2008.

BIOGRAPHIES



Shalini.K was born in The Nilgiris, Tamilnadu, India. She received her B.E. degree in Electrical and Electronics engineering from C.S.I college of Engineering, Anna University, Chennai in the year 2010. She is currently pursuing her M.E (power electronics and drives) in C.S.I college of

Engineering, Anna University, Chennai. She is an active member of IET student forum.



Murthy.B was born in The Nilgiris, Tamilnadu, India. He received his B.E degree in Electrical and Electronics from Maharaja College of Engineering Coimbatore, India in 2006 and M.E. degree in Applied Electronics from Coimbatore Institute of Technology

Coimbatore, India in 2008. He is currently an assistant professor in Electrical and Electronics department at C.S.I college of engineering, Ketti, Tamilnadu, India.

He has effectively induced his knowledge in areas of Microprocessor and Controller, Digital Signal Processing (TMS Processors). He is technically skilled at areas like Web development, WHM accelerated management, PHP and Java Script, Digital signal processing, Microprocessor and Controllers. He is currently working on research papers of Multilevel Inverters and Solar technology.