Sinusoidal Current through Seven-Level Inverter using Solar Power Generation System

Mr. Shailendra R Ambhore¹, Prof. K. Chandra Obula Reddy²
Student (M.E.), Electrical Engineering Department MSS’S COE, Jalna, Maharashtra, India ¹
Asst. Professor, Electrical Engineering Department MSS’S COE, Jalna, Maharashtra, India ²

Abstract: This paper proposes a new seven level inverter with a solar power generation system, which is composed of a dc–dc power converter and a new seven level inverter. The dc–dc power converter integrates a boost converter and a transformer to convert the output voltage of the solar cell array into independent voltage sources with multiple relationships. The most commonly used solar cell model is introduced and the generalized PV model using Matlab/simulink is developed. Taking the effect of solar intensity and cell temperature, the characteristics of PV model is simulated. This model can be used for analysis of PV characteristics and for simulation with Maximum power point tracking algorithms. This new seven level inverter is configured using a capacitor selection circuit and a full bridge power converter. The capacitor selection circuit converts the two output voltage sources of dc/dc power converter into a three level dc voltage, and the full bridge converter further converts this three level dc voltage into seven level ac voltage. The proposed system generates a sinusoidal output current that is in phase with the utility voltage and is fed into the utility. Some of the advantages are that the output waveform were improved since new seven level produced nearly sinusoidal output voltage waveforms, hence the total harmonic distortion also low. The switching losses also become less. And, the filter needed to smooth the output voltage is small; hence, the system is compact, lighter and much cheaper.

Keywords: Grid-connected, multilevel inverter, pulse-width modulated (PWM) inverter.

I. INTRODUCTION

The power conversion interface is more important to grid connected solar power generation systems because it converts the dc power generated by a solar cell array into ac power and feeds this ac power into utility. An inverter is necessary in the power conversion interface to convert the dc power into ac power. Since the output voltage of solar cell array is low, dc/dc power converter is used in small capacity solar power generation system to boost the output voltage so it can match the dc bus voltage of the inverter. A filter inductor is used to process the switching harmonics of an inverter, so the power loss is proportional to the amount of switching harmonics. The control circuit not only provides PWM signals to switches of two power stages, but also traces maximum PV module energy as well as real time grid boost converter is restricted by duty ratio for higher output voltage.

Theoretically, when duty ratio is closed to unity the voltage gain will be infinite. DC-to-AC converter produces some impacts to distribution network. Harmonic problems occur as the inverters have too high capacitance. When harmonic happens, resonance problems will then occur, leading to high harmonic currents and voltages. For DC-to-AC converter, multilevel inverter is a good choice for PV system application. This is because it provide quite a lot of advantages. Therefore, at the end of this paper, 5-level multilevel inverter’s simulation output will be compared with 7-level multilevel inverter, focusing on power factor, total harmonic distortion (THD), and its efficiency. Hence, the better level of multilevel inverter will be concluded.

II. THEORY

A. Multilevel Inverter

A multilevel converter can be implemented with simplest techniques involve the parallel or series connection of conventional converters to form the multilevel waveforms. More complex structures effectively insert converters within converters. The voltage or current rating of the multilevel converter becomes a multiple of the individual switches, and so the power rating of the converter can exceed the limit imposed by the individual switching devices. Several multilevel inverter topologies have been developed; i) diode clamped, ii) flying capacitors, and iii) cascaded or H-bridge. The cascaded or H-bridge multilevel inverter with separated DC sources is clearly the most feasible topology for use as a power converter for medium & high power applications.
B. Cascaded H-Bridge Inverter
Cascaded H-Bridge configuration has recently become very popular in high-power AC supplies and adjustable-speed drive applications. A cascade multilevel inverter consists of a series of H-bridge (single-phase full bridge) inverter units. Each H-bridge unit has its own dc source. Each SDC (separate D.C. source) is associated with a single-phase full-bridge inverter. The ac terminal voltages of different level inverters are connected in series. Fig. 1 shows a single phase structure of a cascaded H-bridge inverter with separate D.C. sources. Through different combinations of the four switches, S1-S4, each converter level can generate three different voltage outputs, +Vdc, -Vdc and zero. To obtain +Vdc switches S1 and S4 are turned on. On turning on S2 and S3 together we get the output –Vdc. On turning the switches S1 and S2 together or S3 and S4 together or S1, S2, S3, S4 simultaneously we get the output 0. The AC outputs of different full-bridge converters are connected in series such that the synthesized voltage waveform is the sum of the individual converter outputs. In this topology, the number of output-phase voltage levels is defined by M=2N+1, where ‘M’ is the no of levels and ‘N’ is the number of DC sources.

![Single phase structure of a cascaded H-bridge inverter](image)

Figure 1 Single phase structure of a cascaded H-bridge inverter

From the single phase structure of a cascaded H-bridge inverter as shown in Fig. 1 above, we can make the three level, five level, seven level inverters without using any type of modulation technique, and by using the same mathematical relation M=2N+1.

C. 5-level diode clamped inverter
The topology proposed concept for the single phase is named as active-neutral-point-clamped five-level (ANPC5L) inverter. The most commonly used multilevel inverter among the three types is the diode-clamped multilevel inverter. In these inverters, the voltage across the semiconductor switches are limited by diodes connected to various DC levels as such it is called Diode Clamped Multilevel inverter. It provides a significant advantage that it can be extended to any number of levels by increasing the number of capacitors connected across the dc source. Each leg composed of four upper and four lower switches with anti-parallel diodes across them. Four series dc-link capacitors split the dc-bus voltage into 114, and clamping diodes will confine the voltage across the switches within the voltage of the capacitors. All diodes are rated for Vdc 14(Vdc/m-1 in general) and the O1” diodes need to block 3Vdc/4 and therefore there are six diodes need to be in series. However, for low voltage applications of multilevel inverter there is no need to connect the components in series to withstand the voltage, since components with sufficient high voltage ratings are easy to find. The number of switches required for the five level diode clamped inverter is described in the table I. where m represents the number of levels of the inverter.

D. 7-level Inverter
The topology of 7-level inverter is similar to 5-level topology, only the auxiliary circuit now was added with an additional circuit. In general, 7-level inverter consists of a full bridge inverter, two bidirectional switches (the auxiliary circuit), and three capacitors as voltage divider illustrated in Figure 1. To ensure that the power flows from the PV
arrays to the grid, high dc bus voltages are necessary. Seven output voltage level can be achieved when the switching signal for the IGBTs in the topology were done properly. Diode-clamped and flying-capacitor multilevel inverters use capacitors to develop several voltage levels. But it is difficult to regulate the voltage of these capacitors. Since it is difficult to create an asymmetric voltage technology in both the diode clamped and the flying-capacitor topologies, the power circuit is complicated by the increase in the voltage levels that is necessary for a multilevel inverter. Asymmetric voltage technology is used in the cascade H-bridge multilevel inverter to allow more levels of output voltage, so the cascade H-bridge multilevel inverter to allow more levels of output voltage, so the cascade H-bridge multilevel inverter is suitable for applications with increased voltage levels. Two H-bridge inverters with a dc bus voltage of multiple relationships can be connected in cascade to produce a single-phase seven-level inverter. For example, a single-phase seven-level grid-connected inverter has been developed for a photovoltaic system. This seven-level grid-connected inverter contains six power electronic switches. However, three dc capacitors are used to construct the three voltage levels, which results in that balancing the voltages of the capacitors is more complex. Seven-level inverter topology, con-figured by level generation part and a polarity generation.

![Figure 3. Topology of 7- Seven inverter](image)

**TABLE I. THE SWITCHES ON-OFF CONDITION FOR 7-LEVEL MULTILEVEL INVERTER**

<table>
<thead>
<tr>
<th>Output Voltage</th>
<th>Q1</th>
<th>Q2</th>
<th>Q3</th>
<th>Q4</th>
<th>Q5</th>
<th>Q6</th>
</tr>
</thead>
<tbody>
<tr>
<td>+Vdc</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>+2Vdc/3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>+Vdc/3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0*</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>-Vdc/3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-2Vdc/3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>-Vdc</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Note: “1” for ON, “0” for OFF

A. Power Factor

Power factor is the ratio between real power and apparent power in a circuit. The formula for power factor is

\[
\text{Power factor} = \frac{\text{Active Power}}{\text{Apparent Power}} = \cos \theta
\]

where \( \theta \) is the angle difference (in degrees) between output voltage and output current. Unity power factor is the best. The load with higher power factor will draw less currents, hence decrease the lost in distribution system and therefore wasted energy will be less.
C. Total Harmonic Distortion (THD)

THD is a measurement of the harmonic distortion is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency. It can be presented by expression below:

$$THD = \sqrt{\frac{I_2^2 + I_3^2 + I_4^2 + \cdots + I_n^2}{I_1^2}}$$

Formula above is for the current waveform. THD is used to characterize the linearity of a systems and the power quality of electric power systems.

According to IEEE standard of THD limits, total harmonic current distortion shall be less than 5% of the fundamental frequency current at rated inverter output. The THD for simulated model will be shown in Section IV.

D. Efficiency

In general, efficiency is a measurable concept, quantitatively determined by the ratio of output to input. In this system, input power is the power delivered from PV arrays, while the output power is the power at the grid. PV array’s voltage must be higher than of Vgrid to inject current into the grid, or current will be injected from the grid into the inverter. This means that PV arrays must be the one that deliver the power for the grid, so that the grid can consume the power.

E. PWM Modulation Technique for 7-level Multilevel Inverter

Seven level multilevel inverter’s PWM modulation contain three reference signal named Vref1, Vref2, and Vref3. These three reference signals had same frequency, amplitude and phase. The difference is that they had different offset values. The reference signals are positive sine waveform. To produce the signals for the switches, the reference signals need to be compared to a carrier signal (Vcarrier); a triangular wave signal, using a comparator.

III. CIRCUIT CONFIGURATION

The proposed solar power generation system composed of a solar cell array, a dc–dc power converter, and a new seven level inverter. The solar cell array is connected to the dc–dc power converter, and the dc–dc power converter is a boost converter that incorporates a transformer with a turn ratio of 2:1. The dc–dc power converter converts the output power of the solar cell array into two independent voltage sources with multiple relationships, which are supplied to the seven-level inverter. This new seven-level inverter is composed of a capacitor selection circuit and a full-bridge power converter, connected in a cascade. The power electronic switches of capacitor selection circuit determine the discharge of the two capacitors while the two capacitors are being discharged individually or in series. Because of the multiple relationships between then voltages of the dc capacitors, the capacitor selection circuit outputs a three-level dc voltage.

![Figure 4. Proposed solar power generation system](image)

The full-bridge power converter further converts this three-level dc voltage to a seven-level ac voltage that is synchronized with the utility voltage. In this way, the proposed solar power generation system generates a sinusoidal output current that is in phase with the utility voltage and is fed into the utility, which produces a unity power factor. This new seven-level inverter contains only six power electronic switches, so the power circuit is simplified.

IV. DC-DC POWER CONVERTER

The DC/DC converter used in the system is the boost type with the configuration. The model composed of PV array is the power dc source. (P&O) MPPT adjusts the D in order to keep the DC/DC converter work at MPP and compute Vm. Vm is the controlled voltage source for the converter. The DC/DC boost converter works as a matching circuit between
PV array & a load. The following parameters affect the performance of the converter: Voltage gain \( A_v \), Current gain \( A_i \), input impedance \( R_in \), boundary filter inductance \( L_b \), and minimum filter capacitance \( C_{min} \). The boost converter stability is reduced due to its sensitivity to the variation of duty cycle in \( A_v \) and \( A_i \). In order to operate the converter at MPP a matching between the input impedance \( R_s \) of the PV array and the input impedance \( R_in \) of the converter must be satisfied. This is done by adjusting the duty cycle of the converter. The converter can operate in two distinct modes CCM where \( IL>0 \) which preferred for high efficiency and CCM where \( IL=0 \) during the switching period.

**DC/DC Boost Converter Design**

**Boost Ratio**

\[
A_v = \frac{V_o}{V_i} = \frac{V_o}{V_m} = \frac{1}{1-D}
\]

Where \( V_o \) is the output Voltage from converter and \( D \) is the duty ratio

\[
D = 1 - \frac{V_m}{V_o}
\]

**Inductor selection**

\[
L = \frac{V_m \times D}{\Delta I_L \times f_s}
\]

\( \Delta I_L \) is inductor current ripple.

The maximum power transfer when input impedance \( R_in \) of the converter matches the input impedance \( R_s \) of the PV module Equation (3). The following system is designed by adjusting duty cycle \( D \) with respect to the load from the Equation (6),

\[
R_{in} = \frac{V_s}{I_s} = R_{in} = R_s = \frac{V_m}{I_m}
\]

\[
A_i = \frac{I_o}{I_s} = \frac{I_o}{I_m} = (1 - D)
\]

\( I_o \) is the output current of the converter, \( V_s \) voltage source, and \( I_s \) is the current source. \( R_in \) of the boost converter.

From Equation (1) and (4),

\[
R_{in} = \frac{V_m}{I_m} = \frac{V_o (1-D)^2}{I_o} = R_L (1 - D)^2
\]

\[
D = 1 - \sqrt{\frac{2}{\frac{R_{in}}{R_L}}}
\]

**Output capacitor selection**

\[
C_{out} = \frac{I_o \times D}{f_s \times \Delta V_o}
\]

\( \Delta V_o \) is the output voltage ripple The average boundary value of the filter inductance and capacitance between CCM and DCM is

For CCM and \( L > L_b \) and \( C_{out} > C_{min} \)

\[
L_b = \frac{(1-D)^2 \times D \times R_L}{2 \times f_s}
\]

\[
C_{min} = \frac{V_o \times D}{\Delta V_o \times R_L \times f_s}
\]

\( f_s \) is the switching frequency, \( \Delta V_o \) is the output voltage ripple, \( D \) Duty cycle, \( R_L \) load resistance, \( V_o \) is the output voltage of the converter.
V. A NEW 7-LEVEL INVERTER

As seen in Fig. 3, the seven-level inverter is composed of a capacitor selection circuit and a full-bridge power converter, which are connected in cascade. Operation of the seven-level inverter can be divided into the positive half cycle and the negative half cycle of the utility. For ease of analysis, the power electronic switches and diodes are assumed to be ideal, while the voltages of both capacitors C1 and C2 in the capacitor selection circuit are constant and equal to \( \frac{V_{dc}}{3} \) and \( \frac{2V_{dc}}{3} \), respectively. Since the output current of the solar power generation system will be controlled to be sinusoidal and in phase with the utility voltage, the output current of the seven-level inverter is also positive in the positive half cycle of the utility. The operation of the seven-level inverter in the positive half cycle of the utility can be further divided into four modes, as shown in Fig. 4.

MODE OF OPERATION

Mode 1: The operation of mode 1 is shown in Fig. 5(a). Both SS1 and SS2 of the capacitor selection circuit are OFF, so C1 is through D1 and the output voltage of the capacitor selection circuit is \( \frac{V_{dc}}{3} \). S1 and S4 of the full bridge power converter are ON. At this point, the output voltage of the seven-level inverter is directly equal to the output voltage of the capacitor selection circuit, which means the output voltage of the seven-level inverter is \( \frac{V_{dc}}{3} \).

Figure 5. Operation in the positive half cycle

(a) mode 1 (b) mode 2 (c) mode 3 (d) mode 4

Figure 6. Operation in the negative half cycle
(a) mode 1 (b) mode 2 (c) mode 3 (d) mode 4

Mode 2: The operation of mode 2 is shown in Fig. 5(b). In the capacitor selection circuit, SS1 is OFF and SS2 is ON, so C2 is discharged through SS2 and D2 and the output voltage of the capacitor selection circuit is 2Vdc/3. S1 and S4 of the full-bridge power converter are ON. At this point, the output voltage of the seven-level inverter is 2Vdc/3.

Mode 3: The operation of mode 3 is shown in Fig. 5(c). In the capacitor selection circuit, SS1 is ON. Since D2 has a reverse bias when SS1 is ON, the state of SS2 cannot affect the current flow. Therefore, SS2 may be ON or OFF, to avoiding switching of SS2. Both C1 and C2 are discharged in series and the output voltage of the capacitor selection circuit is Vdc. S1 and S4 of the full-bridge power converter are ON. At this point, the output voltage of the seven-level inverter is Vdc.

Mode 4: The operation of mode 4 is shown in Fig. 5(d). Both SS1 and SS2 of the capacitor selection circuit are OFF. The output voltage of the capacitor selection circuit is Vdc/3. Only S4 of the full-bridge power converter is ON. Since the output current of the seven-level inverter is positive and passes through the filter inductor, it forces the anti parallel diode of S2 to be switched ON for continuous conduction of the filter inductor current. At this point, the output voltage of the seven level inverter is zero. Therefore, in the positive half cycle, the output voltage of the seven-level inverter has four levels: Vdc, 2Vdc/3, Vdc/3, and 0 (zero).

The negative half cycle, the output current of the seven-level inverter is negative. The operation of the seven-level inverter can also be divided into four modes, as shown in Fig. 5. A comparison with Fig. 3 shows that the operation of the capacitor selection circuit in the negative half cycle is the same as that in the positive half cycle. The difference is that S2 and S3 of the full-bridge power converter are ON during modes 5, 6, and 7, and S2 is also ON during mode 8 of the negative half cycle. Accordingly, the output voltage of the capacitor selection circuit is inverted by the full-bridge power converter, so the output voltage of seven level inverter also has four levels: Vdc, 2Vdc/3, Vdc/3, 0, −Vdc/3, −2Vdc/3, and −Vdc.

VI. SIMULATIONS AND RESULTS

For simulation purposes, To verify the performance of the proposed solar power generation system, a prototype was developed with a controller based on the DSP chip TMS320F28035. The power rating of the prototype is 500W, and the prototype was used for a single-phase utility.

Simulation was done on MATLAB R2016a, the results was shown that the solar inverter has reduced harmonics.
Figure 5.8 Input current of a seven-level inverter.

Figure 8. Output voltage of seven level inverter

Figure 9 THD waveforms
Figure 7 shows the 7-level inverter model. The output of the inverter is shown in Figure 8 in which sinusoidal current in phase with utility voltage and the THD of the 7-sevel level inverter also shown in Figure 9.

VII. CONCLUSION

This paper proposes seven-level inverter control scheme have been verified analytically and demonstrated through simulation. Since the cost of conventional energy resources are increasing every year, this system is going to be economical in future. Besides the cost, the environmental benefits are likely to facilitate the widespread use and acceptance of this system. Thus the above proposed system is reliable and economical for remote applications. Solar power generation system to convert the dc energy generated by a solar cell array into ac energy that is fed into the utility. The seven-level inverter contains only six power electronic switches, which simplifies the circuit configuration. Furthermore, only one power electronic switch is switched at high frequency at any time to generate the seven-level output voltage. This reduces the switching power loss and improves the power efficiency. The voltages of the two dc capacitors in the proposed seven-level inverter are balanced automatically, so the control circuit is simplified. Experimental results show that the proposed solar power generation system generates a seven-level output voltage and outputs a sinusoidal current that is in phase with the utility voltage, yielding a power factor of unity. In addition, the proposed solar power generation system can effectively trace the maximum power of solar cell array.

ACKNOWLEDGMENT

I express my sincere gratitude to my guide Prof. K Chandra Obula Reddy for providing me opportunity to complete my project. I sincerely thank Prof. Ms. Alfiya A Mahat HOD department of Electrical Engineering for her continuous guidance. I am also thankful to Prof. Dr. S.K. Biradar. Principal, Matsyodari Shikshan Santhas College of Engineering and Technology, Jalna (MS). Who rendered his help to complete my project within time.

REFERENCES


BIOGRAPHIES

Mr. Shailendra Ramrao Ambhore was received the B.E degree in Electrical, Electronics & Power from P.E.S college of Engineering Aurangabad in 2004 and pursuing M.E. in Electrical Power Systems from MSS’s CET (Dr. BAMU, Aurangabad) Jalna, Maharashtra.

Prof. K. Chandra O Reddy was received B. Tech degree from SV CET Chittur (JNTU) in 2009 & M.Tech from TOCE Belgaum in 2012. Presently he is working as an Asst. Professor in Dept. of Electrical Engineering from MSS’s CET (Dr. BAMU, Aurangabad) Jalna, Maharashtra.