Implementation of MIN/MAX functions using Operational Transconductance Amplifier

Shruti Jain
Jaypee University of Information Technology, Solan, Himachal Pradesh, India

Abstract: This paper shows the different steps to realize and simulate the MIN/MAX fuzzy operators using operational transconductance amplifier, operational amplifier and 2 stage CMOS operational amplifier using SPICE. This paper also shows the calculation of different parameters like slew rate, power dissipation, CMRR and gain for all the fuzzy operators. Later comparison of all parameters was discussed. The results with OTA comes out to be the best as it uses less voltage, more slew rate for high speed operations.

Keywords: Operational transconductance amplifier, CMOS operational amplifier, MIN, MAX.

1. INTRODUCTION

An operational amplifier (op-amp) is a directly coupled amplifier which includes different blocks like: dual input balanced output, dual input unbalanced output, level translator and a push pull amplifier. An op-amp can amplify both AC and DC and helps in performing all mathematical operations.[1, 2, 3].

The two stage operational amplifier [4, 5] consists of four different parts as shown in Fig 1:
1. Differential amp which converts voltage to current
2. Current mirror circuit which converts current to voltage.
3. Transconductance amplifier with gate grounded which converts voltage to current.
4. Class A amplifier with source or sink load which converts current to voltage.

Operational Transconductance Amplifier (OTA) is also called as voltage controlled current source (VCCS) [3, 6, 7, 8]. Fig 2 (a) shows the use of a OTA which is represented by the circuit within the shaded box. Ri is the input resistance, Gm is the gain, and Ro is the output resistance. Rs represents the resistance of the external source Vs and Rl represents the load resistance. The VCCS gain can be expressed as

\[ G_m = \frac{G_s R_i R_o}{(R_s + R_i)(R_o + R_l)} \]  

... (1)

For an ideal VCCS, Ri and Ro should be infinite so that Gm approaches GM. The architecture which will implement the OTA should have high input impedance, high transconductance gain, and high output impedance. Fig 2 (b) illustrates the OTA architecture.

The fuzzy set is represented as [9, 10]

\[ A = \{ x, \mu_A(x) \} \quad x \in X \]  

... (2)

where x is an element in X and \( \mu_A(x) \) is the membership function of set A. The fuzzy set using discrete membership function is expressed as :

\[ A = \sum_{x \in X} \mu_A(x)x_i \]  

... (3)

The fuzzy set using continuous membership function is expressed as :

\[ A = \int_{x} \mu_A(x)x_i \]  

... (4)

Fuzzy system is divided into five parts as shown in Fig 3.
This paper discusses the various steps for realizing MIN/ MAX fuzzy operator, implementing it using different methods like OTA, 2 stage CMOS op-amp and op-amp using BJT and finally simulating it with PSPICE software. PSPICE is used to calculate voltage and current waveform using different analysis like Transient Analysis, AC Analysis, DC analysis etc [11].

II. MATERIAL AND METHODOLOGY

This section deals with the analysis and design of the MAX & MIN circuits. The electronic implementation of these circuits is essential as these are the building blocks of FLC.

1) MAX circuit: A two input MAX ckt can be realized by using the OR circuit output to the non-inverting terminal of an op-amp.

Let $V_1$ and $V_2$ the two voltages to the diodes $D_1$ & $D_2$ respectively. If $V_1 > V_2$, then the diode $D_1$ will be more forward biased and voltage $V_a = V_1 - V_i$ will appear at node $A$, where $V_i$ is the biased voltage of diode $D_1$.

In order that the voltage input at node $B$, $V_B$, to the non-inverting terminal is equal to the $V_1$, a diode $D_3$, similar to diodes $D_1$ and $D_2$, is connected in parallel, across node $A$, so that the forward bias voltage (cut-in voltage, $V_i$) developed across $D_3$ is added at node $B$ to the output from the diode logic OR gate.

As a result, the op-amp effectively behaves as an adder circuit, with a gain of 1, in which the voltages $V_A$ and $V_C$ are added and the output $V_O$ is obtained, which is the maximum of the two voltages $V_1$ and $V_2$.

For $V_1 > V_2$

Voltage at node $A$, $V_A = V_1 - V_i$

Voltage developed across diode $D_3$ at node $C$, $V_C = V_i$

Using the superposition theorem at node $B$, The voltage at node $B$, due to $V_A$, when $V_C = 0$ is given by

$$V_{BA} = (V_A/R + R)^* R = V_A/2$$  ..(5)

The voltage at node $B$, due to $V_C$, when $V_A = 0$ is given by

$$V_{BC} = (V_C/R + R)^* R = V_C/2$$  ..(6)

Therefore,

$$V_B = V_{BA} + V_{BC} = (V_A + V_C)/2$$  ..(7)

Now, the output of the op-amp is given by

$$V_O = 1 + R_o/R_i)^* (V_A + V_C)/2$$  ..(8)

where $(1+ R_o/R_i)$ is the gain of the non-inverting amplifier.

Thus, the output $V_O$ of the op-amp is equal to the MAX of the two voltages $V_1$ and $V_2$.

Now let us assume that $V_2 = 7$ volts and $V_1 = 3$ volts, then the circuit shown in Fig 4 will give us $V_0 = \text{Max}(7, 3) = 7$ volts.

Its corresponding output illustrates in Fig 5.

Similarly, we have designed MAX function using 2 stage op-amp (result shown in fig 6) and OTA (result shown in fig 7) and also calculated its electrical parameters shown in fig 8. Fig 8 illustrates that OTA is the best, as slew rate is more which proves speed is more; CMRR is more which proves that common mode voltage can be easily removed.

Fig 4 Circuit Diagram for MAX operator using op-amp

For $R_o = R_i$

$$V_O = 2*(V_A + V_C)/2$$

$$V_O = V_A + V_C$$  ..(9)

$$V_O = V_1$$  ..(10)

Fig 5 Output corresponding to MAX operator using op-amp

Fig 6 Output corresponding to MAX function using 2 stage CMOS op-amp
2) **MIN circuit**: The MIN circuit can be realized by using diode in AND logic configuration which was given to the non-inverting terminal of an op-amp.

Let $V_1$ & $V_2$ be the two voltage inputs to the diodes $D_1$ & $D_2$ resp. The voltage at node A is the MIN of two inputs voltages $V_1$ & $V_2$ (AND logic). If $V_1 < V_2$, then $V_1$ will appear at output i.e. node A otherwise $V_2$ will appear. The actual voltage at node A is $V_1 + V_\gamma$ where $V_\gamma$ is the biased voltage of the diode. $V_A$ is the input to the non-inverting terminal of the op-map. The input at non-inverting terminal should be equal to output so we have assumed the gain as 1 i.e. the output of op-amp at node B is $V_1 + V_\gamma$. To get output as $V_1$, diode $D_3$ is attached at the output with resistance $R_L$ in series with that. The final output is taken across load $R_L$ so that

$$V_O = V_O - V_{D3} = V_A - V_1 + V_\gamma = V_O.$$

**Fig 9** Circuit diagram of MIN using op-amp

Let us assume $V_2 = 3$volts and $V_1 = 6$volts, then output $V_O = \text{MIN}(6, 3) = 3$ volts shown in Fig 10.

Similarly, we have designed MIN function using 2 stage op-amp (result shown in fig 11) and OTA (result shown in fig 12) and also calculated its electrical parameters shown in fig 13. Fig 13 illustrates that OTA is the best as slew rate is more which proves speed is more; CMRR is more which proves that common mode voltage can be easily removed.

**Fig 10** Output of MIN circuit using op-amp
III. CONCLUSION AND FUTURE SCOPE

In this paper we have presented the electronic circuit for MIN/MAX operator using op-amp, OTA and two stage CMOS op-amp. We have also implemented the MIN/MAX functions and compare the results with two stage CMOS op-amp and op-amp using BJT. Results with OTA come out to be the best in all aspect.

REFERENCES