

Minimization of leakage current through horizontal step doping in SOI MOSFETs

Priyanka Parmar¹, Anshul Jain², Abhay Khedkar³

PG Student[VLSI], Dept. of ECE, Shri Ram college of Engineering & Management, Banmore, India¹

Assistant professor, Dept. of ECE, Shri Ram college of Engineering & Management, Banmore, India²

H.O.D, Dept. of ECE, Shri Ram college of Engineering & Management, Banmore, India³

Abstract: As technology scales, sub-threshold leakage currents grow exponentially and become an increasingly large component of total power dissipation. To improve performance of the MOSFETs, doping profile of channel is changed. In this paper, we present comparison of uniform doping (UD), horizontal high source side doping (HHSS) & horizontal high drain side doping (HHDS) and draw the various characteristics i.e. channel electric field, surface potential & sub threshold leakage current. Our results show that the horizontal high source side doping exhibit excellent properties not only higher mobility but also hot electron degradation improvement and better reliability. Therefore, refer to the results, horizontal high source side doping structure has superior performances in comparison with uniform and horizontal high drain side doping (HHDS). All the device simulations are performed using SILVACO Atlas device simulator.

Keywords: Uniform doping (UD), Horizontal high source side doping (HHSS), Horizontal high drain side doping (HHDS), short channel effects (SCEs), ATLAS.

I. INTRODUCTION

As scaling of MOSFET dimensions decreased channel lengths under 50 nm, high doping concentration or thinner gate oxide has to be used in order to achieve higher drain current. But, the high doping concentration reduces mobility due to higher Coulomb scattering rates. Also, the reduction of the silicon-dioxide gate dielectric thickness for drive current improvement leads to increase direct tunneling gate leakage current and standby power consumption. Furthermore it increases concerns regarding the gateoxide reliability. Therefore, new structure horizontal high source side doping (HHSS) is introduced to improve device performance by enhancing doping concentration in channel region [1].

SOI STRUCTURE: It refers to the use of a layered silicon-insulator-silicon substrate in place of conventional silicon substrate, to remove parasitic capacitances, and problem of latch-up and thereby improve the performance of the devices. Fig. 1.1 shows ultra-thin body SOI MOSFETs.

The choice of insulator depends largely on intended application, with sapphire being used for high-performance radio frequency (RF) and radiation-sensitive applications, and silicon dioxide for diminished SCEs [3] in microelectronics devices. They are attractive devices for low-power high-speed very large scale integration (VLSI) [7] applications because of small parasitic capacitances. Young analyzed the SCEs [3] using a device simulator, and concluded that SCEs are well suppressed in thin-film SOI MOSFETs when compared to bulk MOSFETs. In general, it is believed that thin-film SOI MOSFETs has a higher immunity to SCEs when compared with bulk MOSFETs [1].




Fig. 1.1 Schematic diagram of an UTB-SOI MOSFET

II. PREVIOUS WORK

In this paper, the unique features exhibited by a novel nanoscale SiGe-on-insulator metal-oxide-semiconductor field-effect transistor (MOSFET) with modified channel band energy.

The key idea in this work is to modify the band energy in the channel for improving electrical performances. Graded Ge composition profile is employed in the channel that leads to call the proposed structure as GC-SGOI structure. Using two-dimensional two-carrier simulation [10] we demonstrate that the GC-SGOI structure has higher saturation velocity in comparison with stepped (SC-SGOI) and uniform (UC-SGOI) germanium composition due to the high conduction and valence bands slopes by using graded Ge composition profile.

Also, our results show that the GC-SGOI exhibit excellent properties not only higher mobility, drain current and saturation velocity but also hot electron degradation improvement and better reliability [2].

III. PROPOSED METHODOLOGY

This chapter simulates the various characteristics of HHDS SOI MOSFETs through ATLAS simulator. It may be noted that the ATLAS simulator measures all the result of channel potential with respect to average Fermi potential of the intrinsic silicon.

The drift-diffusion (DD) model has been used instead of the energy balance (EB) model, since DD model can predict I-V characteristics of short-channel MOS devices more realistically than the EB model. The source/Drain to body junctions are assumed to be abrupt with doping concentration of the source/drain regions $N_{DS} = 10^{20} \text{ cm}^{-3}$. The values of all parameters used in simulation of HHDS SOI-MOSFETs is given in Table No. 1.2.

Parameter	Value
Permittivity of free space (ϵ_0)	$8.85418782 \times 10^{-12} \text{ m}^{-3} \text{ kg}^{-1} \text{ s}^4 \text{ A}^2$
Permittivity of Si (ϵ_{si})	$11.2\epsilon_0$
permittivity of Si oxide (ϵ_{ox})	$3.9\epsilon_{ox}$
Metal workfunction (ϕ_M)	4.3eV
Silicon energy band gap(E_{gsi})	1.08eV
Silicon electron affinity(X_{si})	4.17eV
Channel length (L)	40 nm
Channel thickness(t_{si})	10 nm
Gate oxide thickness(t_{ox})	2 nm
Buride oxide thickness (t_{oxb})	100 nm
Source/Drain doping(N_D/NA)	$10^{20} \text{ atom/cm}^3$

Table No. 1.2

Structure of uniform doping:-In uniform doping, the whole channel is doped by same element,p-type silicon channel impurity with a uniform doping level of $1 \times 10^{17} \text{ cm}^{-3}$ is utilized..Fig 1.3shows structure of uniform doping.




Fig 1.3 Structure of Uniform doping

Horizontal high step doping at drain side (HHDS):In this structure, the doping of channel is done in four steps, each having a length of 10nm.the doping is maximum at drainside.Doping is linearly graded from $1 \times 10^{15} \text{ cm}^{-3}$ to $1 \times 10^{19} \text{ cm}^{-3}$ Fig 1.4 shows structure of horizontal high drain side doping (HHDS).




Fig 1.4 Structure of Horizontal high step doping at drain side (HHDS)

Horizontal high step doping at source side (HHSS): In this structure, the doping of channel is done in four steps, each having a length of 10nm.the doping is maximum at source side. Doping is linearly graded from $1 \times 10^{19} \text{ cm}^{-3}$ to $1 \times 10^{15} \text{ cm}^{-3}$ fig 1.5 shows structure of Horizontal high step doping at source side (HHSS).




Fig 1.5 Structure of Horizontal high step doping at source side (HHSS)

Doping distribution profile: We have compared the uniform structure, HHSS&HHDS with equivalent parametersexcept doping distribution profile. Fig 1.6 shows the channel doping profile along channel length in uniform doping, horizontal high source side doping & horizontal high drain side doping.




Fig 1.6 Doping distribution profile in the channel for the uniform structure, HHSS& HHDS

IV. RESULT AND DISCUSSION

The Simulation results obtained from ATLAS device simulator are Surface potential, electric field along the channel length.

Surface potential: In order to have better physical insight of the structures performance horizontal high source side doping ,high drain side doping and uniform doping , we simulated variation of thepotential barrierheight alongthe AA' cutline locatedat5nmfromthesurfaceof thestructure.

As it is clear from the figure, the potential barrier height variation in horizontal high source side doping is significantly more than high drain side doping and uniform doping. This figure 2.1 illustrates the minimum surface potential shifts downward with increases in horizontal high source side doping gradients in channel region.





Fig 2.1 variation of surface potential versus position in channel for the uniform doping, HHSS & HHDS structures along the AA' cutline at $V_G=0.2$ V and $V_D=0.1$ V.

Channel Electric field: Fig.2.2 shows the electric field of the proposed, uniform doping, HHSS & HHDS structures along the lateral position at $V_G=0.2$ V and $V_D=0.1$ V. The electric field enlargement near the source junction leads to its peak reduction near the drain region at a fixed drain voltage [8, 9]. So, when electric field enhance near the source region, device carriers get accelerated which causes saturation velocity, carriers mobility and drain current growth. On the other hand, hot carriers are generated near the drain region due to the electric field peak which accelerates them for injection into the gate oxide. So, because of the electric field peak value reduction near the drain region, the electron temperature, gate and substrate currents of the proposed structure get decreased [8,9]. The built-in electric field improves the on current of device that accelerates the channel carriers and eases their transportation.

Fig: 2.2 Electric field distribution profiles versus position in channel for



the uniform doping, HHSS & HHDS structures along the AA' cutline at $V_G=0.2$ V and $V_D=0.1$ V.

Electron velocity: Fig: 2.3 shows variation of Electron velocity along the channel length for different channel doping in uniform doping, Horizontal high source side doping (HHSS) & Horizontal high drain side doping (HHDS). At lower horizontal effective electric field, the peak value of the mobility is extracted.




Fig: 2.3 Variation of Electron velocity along the channel length for different channel doping

V.CONCLUSION

We have introduced comparison of uniform doping (UD), horizontal high source side doping (HHSS) & horizontal high drain side doping (HHDS) and draw the various characteristics i.e. channel electric field, surface potential & electron velocity. From above results it is clear that short channel effects is also reduced. The drain current is high at horizontal high drain side doping (HHDS) than horizontal high source side doping (HHSS). Therefore the good properties and superior performance of the novel structure persuade us to use it in VLSI low power integrated circuits.

ACKNOWLEDGMENT

I would like to thank my parents, for giving birth to me at the first place and supporting me spiritually throughout my life. Special thanks to my friends, they were always there to support and encourage me with their best wishes. Finally, I would like to thank all the members of the EC Department, S.R.C.E.M, Banmore for their help and valuable support.

REFERENCES

- [1] Morteza Rahimian, and Ali A. Orouji, "A novel deep submicron SiGe-on-insulator (SGOI) MOSFET with modified channel band energy for electrical performance improvement," Current Applied Physics 13, pp 779 - 784, 2013.
- [2] Ali A. Orouji and Morteza Rahimian, "Leakage current reduction in nanoscale fully-depleted SOI MOSFETs with modified current mechanism," Current Applied Physics 12, pp 1366 - 1371, 2012.
- [3] K.KONRAD YOUNG, "Short-Channel Effect in Fully Depleted SOI MOSFETs," IEEE TRANSACTIONS ON ELECTRON DEVICES. VOL 36. NO 2., pp 399-402, 1989.
- [4] Anurag Chaudhry, M. Jagadesh Kumar, "Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET", IEEE Trans. Electron Dev. 51(9), pp. 1463-1467, 2004.
- [5] Udit Monga, Tor A. Fjeldly, "Compact Subthreshold Current Modeling of Short-Channel Nanoscale Double-Gate MOSFET," IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 7, pp.1533-1537, 2009.
- [6] V. De, S. Borkar, "Technology and design challenges for low power and high performance," Proc. Int. Symp. Low Power Electron. Des.
- [7] Fundamentals of Modern VLSI Devices. New York: Cambridge Univ. Press, ch. 3, pp.120-128, 1998.
- [8] H. Elahipanah, Ali A. Orouji, "A novel step-doping fully-depleted silicon-on-insulator metal oxide semiconductor field-effect transistor for reliable deep-sub-micron devices", Jpn. J. Appl. Phys. 48 (8), pp. 114503-114508, 2009.
- [9] H. Shin, S. Lee, "An 0.1- μ m asymmetric halo by large-angle-tilt implant (AHLATI) MOSFET for high performance and reliability", IEEE Trans. Electron Device 46(4) pp.820-822, 1991.
- [10] J. Werne, M. Oehme, E. Kasper, J. Schulze, "Influence of modulation doping to the mobility of two-dimensional electron gases in Si/SiGe, Thin Solid Films" pp. 234-236, 2010.

BIOGRAPHY



Priyanka Parmar received the B.E degree in Electronics & Communication from Bansal Institute of Science & Technology Bhopal, India. She is currently pursuing her M.Tech in VLSI Design from Shri Ram College of Eng. & Management, Banmore, India. Her current research interests include digital electronics, microelectronic