

Design of 2-D Discrete Wavelet Transform by using FPGA Radix-4 Booth Multiplier

Mr. Hemantkumar H. Nikhare¹ Prof. Ashish Singhadia²

Scholar, Electronics & Telecommunication, VIT, Bhopal, India¹

Professor, Electronics & Telecommunication, VIT, Bhopal, India²

Abstract: A new architecture, namely, Multiplier-and accumulator (MAC) based Radix-4 Booth Multiplication Algorithm for high-speed arithmetic logics have been proposed and implemented on Xilinx FPGA device. By combining multiplication with accumulation and devising a hybrid type adder the performance was improved. The modified booth encoder will reduce the number of partial products generated by a factor of 2. Fast multipliers are essential parts of digital signal processing systems. The speed of multiply operation is of great importance in digital signal processing as well as in the general purpose processors. The number to be added is the multiplicand, the number of times that it is added is the multiplier, and the result is the product. Each step of addition generates a partial product.

Keywords: - VLSI, FPGA, Carry Select Adder(CSA), CarryLook Ahead Adder (CLA), ASM

I. INTRODUCTION

The digital signal processing methods use nonlinear functions such as discrete cosine transform (DCT) or discrete wavelet transform (DWT). Because they are basically accomplished by repetitive application of multiplication and addition, the speed of the multiplication and addition arithmetic's determines the execution speed and performance of the entire calculation.

For high-speed multiplication, the modified radix-4 Booth's algorithm (MBA) is commonly used. Encoder, to compress the partial products, and final adder. The most effective way to increase the speed of a multiplier is to reduce the number of the partial products because multiplication proceeds a series of additions for the partial products.

To reduce the number of calculation steps for the partial products, MBA algorithm has been applied [1][5].

II. RADIX-4 BOOTH MULTIPLIER

With the help of recent advances in multimedia and communication systems, real-time signal processing like audio signal processing, video/image processing, or large capacity data processing are increasingly being demanded.

The multiplier and multiplier-and-accumulator (MAC) are the essential elements of the digital signal processing such as filtering, convolution, and inner products.

Most digital signal processing methods use nonlinear functions such as discrete cosine transform (DCT) or discrete wavelet transform (DWT), because they are basically accomplished by repetitive application of multiplication and addition.

Booth recoding is a technique for high speed multiplication, by recoding the bits that are multiplied. The number of partial products reduced to half, using the technique of radix-4 Booth recoding [1],[2][6].

III. RADIX-4 MODIFIED BOOTH ALGORITHM

The modified Booth algorithm minimizes the number of partial products by half. We used the modified Booth encoding (MBE) scheme.

It is known as the most efficient Booth encoding and decoding scheme. To multiply, multiplicand 'X' by multiplier 'Y' using the modified Booth algorithm. First group the multiplier bits 'Y' by three bits and encoding into one of {-2, -1, 0, 1, 2}.

Prior to convert the multiplier, a zero is appended into the Least Significant Bit (LSB) of the multiplier. Table I shows the rules to generate the encoded signals by MBE scheme and Fig. 2 (a) shows the corresponding logic diagram. The Booth decoder generates the partial products using the encoded signals [1][7].




Fig1. Basic arithmetic steps of multiplication and accumulation [1],[2][8].




Fig 2. Booth Recoding [2][9].

Table 1 : Radix 4 Booth Table

Select Line (Encoding)	Partial Products (Operation)
000	Add 0
001	Add multiplicand
010	Add multiplicand
011	Add 2* multiplicand
100	Subtract 2* multiplicand
101	Subtract multiplicand
110	Subtract multiplicand
111	Subtract 0

The recoding is done by appending one zero to the Least Significant Bit (LSB) and extending the Most Significant Bit (MSB) with the sign bit if necessary. Then the grouping of 3 bits from the LSB is done as shown in Fig 2. The obtained result is -1 -1 0 -2. This result is multiplied with the multiplier and the number of partial product is reduced [2][11].

IV. VLSI ARCHITECTURE IMPLEMENTATION

The architecture of the proposed ECAT Booth multiplier is designed by using tree-based carry save reduction followed by parallel-prefix carry-propagate addition architecture. The whole architecture of the proposed ECAT Booth multiplier is shown in Fig.accumulator. In final adder both sum and carry is added to produce the 2N bits product.




Fig3. VLSI Architecture [2][12].

V. ARCHITECTURE OF A MULTIPLIER

A multiplier can be divided into three operational steps:

- i. Radix-4 Booth algorithm in which a partial product is generated.
- ii. Carry save adder and Accumulator
- iii. The final addition in which the final multiplication result is produced by adding the sum and the carry




Fig. 4: MAC Multiplier[1][11].

Generally if N-bit data of multiplicand 'X' is multiplied with N-bit multiplier 'Y' then it generates N-partial products. But if Radix-4 booth algorithm is used then number of partial products will be reduced to N/2. In addition, the signed multiplication based on 2's complement numbers is also possible.

$$X = -2^{N-1}x_{N-1} + \sum_{i=0}^{N-1} xi 2^i, \quad xi \in 0, 1$$

$$X \times Y = \sum_{i=0}^{\frac{N}{2}-1} di 2^{2i} Y$$

$$\text{Where } di = -2x_{2i+1} + x_{2i} + x_{2i-1}$$

$$P = X \times Y + Z = \sum_{i=0}^{N/2-1} di 2^i Y + \sum_{j=0}^{2N-1} zj 2^j$$

In CSA, the sign extension is used in order to increase the bit density of the operands. Half adder is used to generate sum and carry in CSA. The generated carry is stored in accumulator [1][11].

VI. CARRY SAVE ADDER

The summing of the partial products in parallel using a tree of carry save adder. Half adders are used to implement the Carry save adder. First of all the partial products should be arranged such as. The second partial product had to be shifted by two bits before adding to the first partial product. The third partial product will be shifted left by four bits where as fourth partial product will be shifted by six bits. After rearrangement partial products will be added. In final adder both sum and carry is added to produce the 2N bits product [1], [4][15].




Fig. 5. Carry lookahead adder [4][13].

VII. 2-D DISCRETE WAVELET TRANSFORM

The main challenges in the hardware architectures for 1-D DWT are the processing speed and the number of multipliers and adders while for 2-D DWT it is the memory issue that dominates the hardware cost and the architectural complexity. A 2-D DWT is a separable transform where 1-D wavelet transform is taken along the rows and then a 1-D wavelet transform along the columns. The 2-DDWT operates by inserting array transposition between the two 1-DDWT. The rows of the array are processed first with only one level of decomposition.

This essentially divides the array into two vertical halves, with the first half storing the average coefficients, while the second vertical half stores the detail coefficients. This process is repeated again with the columns, resulting in four sub-bands within the array defined by filter output as in three-level decomposition.

The LL sub-band represents an approximation of the original image, the LL1 sub-band can be considered as a 2:1 sub-sampled version of the original image. The other three sub-bands HL1, LH1, and HH1 contain higher frequency detail information. This process is repeated for as many levels of decomposition as desired. The JPEG2000 standard specifies five levels of decomposition, although three are usually considered acceptable in hardware.

In order to extend the 1-D filter to compute 2-D DWT in JPEG2000, two points have to be taken into account. Firstly, the 1-D DWT generates the control signal memory to compute 2-D DWT and manage the internal memory access. Secondly, we need to store temporary results generated by 2-D column filter. The amount of the external memory access and the area occupied by the embedded internal buffer are considered the most critical issues for the implementation of 2D-DWT.

As the cache is used to reduce the main memory access in the general processor architectures, in similar way, the internal buffer is used to reduce the external memory access for 2D-DWT. However, the internal buffer would occupy much area and power consumption. Three main architecture design approaches were proposed in the literature with the aim to implement efficiently the 2D-DWT level by level, line-based and block based architectures. T

hese architectures address this difficulty in different ways. A typical level-by-level architecture as uses a single processing module that first processes the rows, and then the columns. Intermediate values between row and column processing are stored in memory.

Since this memory must be large enough to keep wavelet coefficients for the entire image, external memory is usually used.

Access to the external memory is sometimes done in row-wise order, and sometimes in column-wise order, so high-bandwidth access modes cannot be used. 157 external memory access can become the performance bottleneck of the system for the given J level of decomposition [3][12][14].

VIII. CONCLUSION

In this paper, we have analyzed the existing Lifting based 2-dimensional Discrete Wavelet Transform based on the hardware complexities and FPGA Radix 4-booth multiplier and computational time for the different architectures using Lifting schemes.

The architectures represented vary from direct mapped, folded, recursive to multilevel folded architectures. This review is useful for exploring a new method of pipelined architectures capable of handling multiple data streams suitable for application in image and video processing multimedia real time applications.

REFERENCES

- [1] G. Jaya Prada, N.C. Pant "Design and Verification of faster Multiplier", vol.1 issue 3, pp. 683-686, ISSN: 2248-9622.
- [2] M. Gopinathan & D. Jessintha (2013) "An Error Compensated DCT Architecture with Booth Multiplier", IJAECE- ISSN: 2278-8948, Volume-2, Issue-4, 2013.
- [3] Usha Bhanu. N & Dr. A. Chilambuchelvan (2012) "A Detailed Survey on VLSI Architecture for Lifting based DWT for efficient hardware implantation", (VLSICS) Vol.3 No.2.
- [4] S. Shaffiulla Basha, Syed. Jahangir Badashah. (2012) "Design and implementation of Radix-4 based High Speed multiplier For ALU's using minimal partial product", IJAET- ISSN: -1963-Vol.4, Issue 1, pp. 314-325.
- [5] Keshab K. Parhi and Takao Nishitani, (1993), "VLSI Architectures for Discrete Wavelet Transforms". IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 2.
- [6] I. Daubechies, W. Sweldens, (1998), " Factoring wavelet transform into lifting steps", J. Fourier Anal. Appl. 4, 247-269.
- [7] Chao-Tsung Huang, Po-Chih Tseng, and Liang-Gee Chen, (2004), "Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform", IEEE Transactions On Signal Processing, Vol. 52, No. 4.
- [8] Kishore Andra, Chaitali Chakrabathi, and Tinku Acharya (2002), " A VLSI architecture for Lifting based Forward and inverse wavelet transform", IEEE Trans, on Signal processing, VOL.50.No.4.
- [9] T. Acharya, C. Chakrabarti, (2006), " A survey on lifting-based discrete wavelet transforms architectures", J. VLSI Signal Process. 42, 321-339.
- [10] S. Barua, J.E. Carletta, K.A. Kotteri and A.E. Bell, (2004), " An efficient architecture for lifting-based two-dimensional discrete wavelet transforms ". The VLSI Journal 38, 341-352.
- [11] L. Hongyu, M.K. Mandal, B.F. Cockburn, (2004), "Efficient architectures for 1-D and 2-D lifting-based wavelet transforms", IEEE Trans. Signal Process. 52 (5), 1315-1326.
- [12] S.A. Salehi, S. Sadri, (2009), "Investigation of Lifting-Based Hardware Architectures for Discrete Wavelet Transform", Journal of Circuits Systems and Signal Processing, vol. 28.

- [13] M.S.Bhuyan, Nowshad Amin, MD.AzrulHasniMadesa,(2007), “.An Efficient VLSI Implementation of Lifting Based Forward Discrete Wavelet Transform Processor for JPEG2000”, Proceedings of the 7th WSEAS International Conference on Signal, Speech and Image Processing, Beijing, China.
- [14] Gab Cheon Jung, Duk Young Jin, Seong Mo Park,(2004), “.An Efficient Line based VLSI Architecture for 2D Lifting DWT”.IEEE.
- [15] P.Y Chen,(2004), “.VLSI implementation for one-dimensional multilevel lifting based wavelet transform”,IEEE Trans. on Computers, vol. 53, pp.386-398, 2004.

BIOGRAPHY



Mr. Hemantkumar H. Nikhare M. Tech. (Digital & Communication.) Scholar in Vedula Institute of Technology Bhopal, under R.G.P.V. Bhopal. And Completed B.E. (Electronics Engg.) from Rajiv Gandhi College of Engineering, Research & Technology Chandrapur under R.T.M. Nagpur University.